ST7789V2 datasheet(115/319 Pages) SITRONIX

115 / 319 page

ST7789V2

Version 1.0

Page 115 of 319

2016/11

Sitronix Confidential

The information contained herein is the exclusive property of Sitronix and shall not be distributed, reproduced, or

disclosed in whole or in part without prior written permission of Sitronix.

8.9.3

RGB Interface Definition

The display operation via the RGB interface is synchronized with the VSYNC, HSYNC, and DOTCLK

signals. The data can be written only within the specified area with low power consumption by using window

address function. The back porch and front porch are used to set the RGB interface timing.

Figure 24 DRAM Access Area by RGB Interface

Please refer to the following table for the setting limitation of RGB interface signals.

Parameter

Symbol

Min.

Typ.

Max.

Unit

Horizontal Sync. Width

hpw

hpw+hbp=31

Clock

Horizontal Sync. Back Porch

hbp

Clock

Horizontal Sync. Front Porch

hfp

Clock

Vertical Sync. Width

vs+vbp=127

Line

Vertical Sync. Back Porch

vbp

Line

Vertical Sync. Front Porch

vfp

Line

Note:

Typical value are related to the setting of dot clock is 7MHz and frame rate is 70Hz..

If the setting of hpw is 10 dot clocks and hbp is 10 dot clocks, the setting of HBP in command B1h is 20 dot clocks

ST7789V2 Datasheet(PDF) 115 Page - Sitronix Technology Co., Ltd.

ST7789V2 Datasheet(HTML) 115 Page - Sitronix Technology Co., Ltd.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL