| Electronic Components Datasheet Search |
|
CS4525 Datasheet(PDF) 23 Page - Cirrus Logic |
|
|
|||||||||||||||||||||||||||||
CS4525 Datasheet(HTML) 23 Page - Cirrus Logic |
|
23 / 91 page ![]() DS726A1 23 CS4525 XTI SWITCHING SPECIFICATIONS Notes: 12. See “Clock Frequency (ClkFreq[1:0])” on page 64. SYS_CLK SWITCHING SPECIFICATIONS Input: Logic 0 = DGND; Logic 1 = VD, SYS_CLK Output: CL =20pF. PWM_SIGX SWITCHING SPECIFICATIONS Parameter Symbol Min Typ Max Unit External Crystal Operating Frequency ClkFreq[1:0] = ‘00’ (Note 12) ClkFreq[1:0] = ‘01’ ClkFreq[1:0] = ‘10’ 17.510 23.347 25.650 18.432 24.576 27.000 19.354 25.805 28.350 MHz MHz MHz XTI Duty Cycle 45 50 55 % Parameter Symbol Min Typ Max Unit External Clock Operating Frequency ClkFreq[1:0] = ‘00’ (Note 12) ClkFreq[1:0] = ‘01’ ClkFreq[1:0] = ‘10’ 17.510 23.347 25.650 18.432 24.576 27.000 19.354 25.805 28.350 MHz MHz MHz Rising Edge RST to start of SYS_CLK tsclko 1024*tsclki SYS_CLK Period tsclki 37.04 --- 54.25 ns SYS_CLK Duty Cycle 45 50 55 % SYS_CLK high time tclkih 16.67 --- 29.84 ns SYS_CLK low time tclkil 16.67 --- 29.84 ns Parameter Symbol Min Typ Max Unit PWM_SIGx Period tpwm 2.60 - 1.18 µs Rise Time of PWM_SIGx tr -2.1 - ns Fall Time of PWM_SIGx tf -1.4 - ns SYS_CLK ___ RST (output) tsclko Figure 9. SYS_CLK Timing from Reset PWM_SIGx t pwm t r t f Figure 10. PWM_SIGX Timing |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |