LPC804 datasheet(16/89 Pages) NXP

16 / 89 page

LPC804

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 2.1 — 25 July 2023

16 of 87

NXP Semiconductors

LPC804

32-bit Arm Cortex-M0+ microcontroller

9. Functional description

9.1 Arm Cortex-M0+ core

The Arm Cortex-M0+ core runs at an operating frequency of up to 15 MHz using a

two-stage pipeline. The core revision is r0p1.

Integrated in the core are the NVIC and Serial Wire Debug with four breakpoints and two

watchpoints. The Arm Cortex-M0+ core supports a single-cycle I/O enabled port for fast

GPIO access.

The core includes a single-cycle multiplier and a system tick timer.

9.2 On-chip flash program memory

The LPC804 contain up to 32 KB of on-chip EEPROM based flash program memory.

9.3 On-chip SRAM

The LPC804 contain a total of 4 KB on-chip static RAM data memory.

9.4 On-chip ROM

The on-chip ROM contains the bootloader:

• Boot loader.

• Supports Flash In-Application Programming (IAP).

• Supports In-System Programming (ISP) through USART.

• On-chip ROM APIs for integer divide.

• Free Running Oscillator (FRO) API.

9.5 Memory map

The LPC804 incorporates several distinct memory regions. Figure 9 shows the overall

map of the entire address space from the user program viewpoint following reset. The

interrupt vector area supports address remapping.

The Arm private peripheral bus includes the Arm core registers for controlling the NVIC,

the system tick timer (SysTick), and the reduced power modes.

LPC804 Datasheet(PDF) 16 Page - NXP Semiconductors