CS5535 datasheet(482/555 Pages) NSC

482 / 555 page

www.national.com

482

Revision 0.8

PMC Register Descriptions (Continued)

5.18.2.4

PM Control 2 (PM2_CNT)

PM2_CNT is the Control register for enabling/disabling the system arbiter. This register is not implemented. Writes “don’t

care. Reads return 0. This register may be accessed with 8-bit or 16-bit I/O.

PM1_CNT Bit Descriptions

Bit

Name

Description

15:14

RSVD

Reserved. By convention write 0, but other values are “don’t care”. Reads always

return 0.

SLP_EN (WO)

Sleep Enable (Write Only). This is a write-only bit and reads to it always return 0. Set-

ting this bit causes the system to sequence into the Sleep state defined by SLP_TYPx

(bits [12:10]).

After the delay in SLP_DELAY (PMS I/O Offset 00h[11:0]), the system state begins the

move from Working to Sleeping or Standby state. The Sleep Request/Sleep Acknowl-

edge sequenced is started. The sequence may be aborted by writing SLP_EN_INDIC

(PMS I/O Offset 00h[15]).

12:10

SLP_TYPx

Sleep Type. Defines the type of Sleep state the system enters when SLP_EN (bit 13)

is set to 1. Reads always return the value written.

These bits do not directly affect the internal hardware, but are required by the ACPI

specification. When this register is accessed, VSA code traps the access and transfers

bits written here to the appropriate locations to set up the desired power management

mode.

The Sleep type is directly controlled by GLCP settings, individual GeodeLink Device

Power Management MSR settings, and PML settings.

IGNORE

Ignore. By convention not used by ACPI software. Software always writes 0.

If a 1 was written to bit 2 (GBL_RLS), this bit is set, that is, a read of this bit returns a 1.

Write 1 to clear; writing 0 has no effect.

8:3

RSVD

Reserved. By convention write 0, but other values are “don’t care”. Reads always

return 0.

GBL_RLS

Global Lock Release. This is the “release of global lock” bit. The ACPI driver writes

this bit to a 1 to rise an event to the BIOS. The write indicates the release of global lock.

Reads always return 0.

Writing a 1 to this bit sets bit 9 (IGNORE).

1BM_RLD

Bus Master RLD. When high, this bit allows the generation of a bus master request to

cause any processor in the C3 state to transition to the C0 state. Reads return the

value written. In the CS5535, the C3 state is NOT supported. Other than serving as an

indicator, this bit does nothing.

0SCI_EN

SCI Enable. When low, indicates native power management mode. When high, indi-

cates ACPI mode. Reads return the value written. Other than serving as an indicator,

this bit does not directly affect the hardware.

ACPI I/O Offset

0Ch

Type

R/W

Reset Value

0000h

PM2_CNT Register Map

987

6543

210

RSVD

ARB_

DIS

CS5535 Datasheet(PDF) 482 Page - National Semiconductor (TI)

CS5535 Datasheet(HTML) 482 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL