CS5535 datasheet(486/555 Pages) NSC

486 / 555 page

www.national.com

486

Revision 0.8

PMC Register Descriptions (Continued)

GPIOM6_PME_

GPIO IRQ/PME Mapper Bit 6 PME Enable. When set high, this bit enables the gener-

ation of a PME to the system if a PME occurs via bit 6 of the GPIO IRQ/PME mapper.

Write this bit low to disable the generation of a PME from this source.

29:22

RSVD

Reserved. Reads return 0; writes have no effect

GPIOM5_PME_

GPIO IRQ/PME Mapper Bit 5 PME Enable. When set high, this bit enables the gener-

ation of a PME to the system if a PME occurs via bit 5 of the GPIO IRQ/PME mapper.

Write this bit low to disable the generation of a PME from this source.

GPIOM4_PME_

GPIO IRQ/PME Mapper Bit 4 PME Enable. When set high, this bit enables the gener-

ation of a PME to the system if a PME occurs via bit 4 of the GPIO IRQ/PME mapper.

Write this bit low to disable the generation of a PME from this source.

GPIOM3_PME_

GPIO IRQ/PME Mapper Bit 3 PME Enable. When set high, this bit enables the gener-

ation of a PME to the system if a PME occurs via bit 3 of the GPIO IRQ/PME mapper.

Write this bit low to disable the generation of a PME from this source.

GPIOM2_PME_

GPIO IRQ/PME Mapper Bit 2 PME Enable. When set high, this bit enables the gener-

ation of a PME to the system if a PME occurs via bit 2 of the GPIO IRQ/PME mapper.

Write this bit low to disable the generation of a PME from this source.

GPIOM1_PME_

GPIO IRQ/PME Mapper Bit 1 PME Enable. When set high, this bit enables the gener-

ation of a PME to the system if a PME occurs via bit 1 of the GPIO IRQ/PME mapper.

Write this bit low to disable the generation of a PME from this source.

GPIOM0_PME_

GPIO IRQ/PME Mapper Bit 0 PME Enable. When set high, this bit enables the gener-

ation of a PME to the system if a PME occurs via bit 0 of the GPIO IRQ/PME mapper.

Write this bit low to disable the generation of a PME from this source.

15:7

RSVD

Reserved. Reads return 0; writes have no effect

USBC2_PME_EN

USB Controller #2 PME Enable. When set high, this bit enables the generation of a

PME to the system if a PME occurs via USB Controller #2. Write this bit low to disable

the generation of a PME from this source.

USBC1_PME_EN

USB Controller #1PME Enable. When set high, this bit enables the generation of a

PME to the system if a PME occurs via USB Controller #2. Write this bit low to disable

the generation of a PME from this source.

UART2_PME_EN

UART #2 PME Enable. When set high, this bit enables the generation of a PME to the

system if a PME occurs via UART #2. Write this bit low to disable the generation of a

PME from this source.

UART1_PME_EN

UART #1 PME Enable. When set high, this bit enables the generation of a PME to the

system if a PME occurs via UART #2. Write this bit low to disable the generation of a

PME from this source.

SMB_PME_EN

SMB PME Enable. When set high, this bit enables the generation of a PME to the sys-

tem if a PME occurs via the SMB. Write this bit low to disable the generation of a PME

from this source.

PIC_ASMI_PME_

PIC ASMI PME Enable. When set high, this bit enables the generation of a PME to the

system if a PME occurs due to a PIC ASMI. Write this bit low to disable the generation

of a PME from this source.

PIC_IRQ_PME_

PIC Interrupt PME Enable. When set high, this bit enables the generation of a PME to

the system if a PME occurs due to a PIC Interrupt. Write this bit low to disable the gen-

eration of a PME from this source

PM_GPE0_EN Bit Descriptions (Continued)

Bit

Name

Description

CS5535 Datasheet(PDF) 486 Page - National Semiconductor (TI)

CS5535 Datasheet(HTML) 486 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL