CS5535 datasheet(489/555 Pages) NSC

489 / 555 page

Revision 0.8

489

www.national.com

PMC Register Descriptions (Continued)

5.18.3.5

PM Sleep Clock Delay and Enable (PM_SCLK)

Reads always return the value written.

PM_OUT_SLPCTL Bit Descriptions

Bit

Name

Description

RSVD

Reserved. By convention write 0, but may write anything.

PCI_IDE_OUT_

SLP

PCI/IDE Output Sleep Control. Allows the delay specified in bits [29:0]

(PCI_IDE_OUT_SLP_DELAY) to turn off PCI/IDE outputs as listed in Table 3-11

"Sleep Driven PCI Signals" and Table 3-12 "Sleep Driven IDE Signals" on page 72.

Individual enables exist for PCI (PCI GLD_MSR_PM, MSR 51000004h[49:48]) and

IDE (IDE GLD_MSR_PM, MSR 51300004h[49:48]). Output control immediately

enables the PCI/IDE outputs when SUSP# de-asserts.

0: Disable.

1: Enable.

29:0

PCI_IDE_OUT_

SLP_DELAY

PCI/IDE Output Sleep Control Delay. Indicates the number of 3.57954 MHz clock

edges to wait from Sleep wakeup before PCI/IDE outputs are disabled. Bit 30

(PCI_IDE_OUT_SLP) must be high to enable this delay.

The PCI/IDE outputs will not turn off if this delay is larger than SLPCLK_DELAY (PMS

I/O Offset 10h[29:0]). This is only true if SLPCLK_EN is enabled (PMS I/O Offset

10h[30] = 1).

PMS I/O Offset

10h

Type

R/W

Reset Value

00000000h

PM_SCLK Register Map

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10

9876543210

SLPCLK_DELAY

PM_SCLK Bit Descriptions

Bit

Name

Description

RSVD

Reserved. By convention write 0, but may write anything.

SLPCLK_EN

Sleep Clock Delay Enable. Must be high to assert SLP_CLK_EN# and enable its

assert delay specified in bits [29:0] (SLPCLK_DELAY). Use of this control is required

but not sufficient to enter the Standby state.

WARNING: Using this control immediately turns off all system clocks except the 32 kHz

RTC clock.

29:0

SLPCLK_DELAY

Sleep Clock Assert Delay. Indicates the number of 3.57954 MHz clock edges to wait

from the assertion of SUSPA# before asserting SLP_CLK_EN#. Bit 30 (SLPCLK_EN)

must be high to enable this delay.

There is NOT a de-assert delay. The wakeup event causes SLP_CLK_EN# to de-

assert combinatorially from the wakeup event. This event is called Sleep wakeup. The

concept of a Sleep wakeup applies even if Sleep Clock is not used.

CS5535 Datasheet(PDF) 489 Page - National Semiconductor (TI)

CS5535 Datasheet(HTML) 489 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL