Electronic Components Datasheet Search
  English  ▼

X  

CS5535 Datasheet(PDF) 508 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
Part # CS5535
Description  Geode??CS5535 I/O Companion Multi-Function South Bridge
PDF  555 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NSC [National Semiconductor (TI)]
Direct Link  http://www.national.com
Logo NSC - National Semiconductor (TI)

CS5535 Datasheet(HTML) 508 Page - National Semiconductor (TI)

Back Button CS5535 Datasheet HTML 504Page - National Semiconductor (TI) CS5535 Datasheet HTML 505Page - National Semiconductor (TI) CS5535 Datasheet HTML 506Page - National Semiconductor (TI) CS5535 Datasheet HTML 507Page - National Semiconductor (TI) CS5535 Datasheet HTML 508Page - National Semiconductor (TI) CS5535 Datasheet HTML 509Page - National Semiconductor (TI) CS5535 Datasheet HTML 510Page - National Semiconductor (TI) CS5535 Datasheet HTML 511Page - National Semiconductor (TI) CS5535 Datasheet HTML 512Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 508 / 555 page
background image
www.national.com
508
Revision 0.8
Flash Controller Register Descriptions (Continued)
5.19.2.2
NAND Control Register (NAND_CTL)
5.19.2.3
NAND I/O (NAND_IO)
Flash Memory Offset Any Even Address between 800h-80Eh
Flash I/O Offset
04h
Type
R/W
Reset Value
01h
NAND_CTL Register Map
76543
210
RSVD
DIST_EN
RDY_INT_
MASK
ALE
CLE
CE#
NAND_CTL Bit Descriptions
Bit
Name
Description
7:5
RSVD (RO)
Reserved (Read Only). Returns 0 when read.
4DIST_EN
NAND Distract Interrupt Enable.
0: Disables the generation of NAND Distract Interrupt.
1: Enables the generation of NAND Distract Interrupt.
3
RDY_INT_MASK
NAND Ready Interrupt Mask.
0: Interrupt is masked.
1: Enable NAND Flash device’s RDY/BUSY# signal to generate an interrupt.
2ALE
Address Latch Enable. FLASH_ALE output signal reflects the value of this bit.
1CLE
Command Latch Enable. FLASH_CLE output signal reflects the value of this bit.
0CE#
Chip Enable. CE# signal reflects the value of this bit. The NAND_CS signals from the
Diverse Device determine which CE# is asserted. Keep this bit low during entire NAND
cycle. Writing a 1 to this bit resets the NAND controller.
Flash Memory Offset Any Odd Address between 801h-80Fh
Flash I/O Offset
05h
Type
R/W
Reset Value
00h
NAND_IO Register Map
76543
210
IO
NAND_IO Bit Descriptions
Bit
Name
Description
7:0
IO
I/O Register. Writing to this register triggers a command/address phase sub-cycle on
the NAND Flash interface. The data written to this register is put on the I/O bus during
the sub-cycle. It returns previous written value when read.
Note:
Before writing to this register check for CTLR_BUSY bit (Flash Memory Offset
810h[2]/Flash I/O Offset 06h[2]) in NAND_STS register to be 0.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com