Electronic Components Datasheet Search
  English  ▼

X  

CS5535 Datasheet(PDF) 509 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
Part # CS5535
Description  Geode??CS5535 I/O Companion Multi-Function South Bridge
PDF  555 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NSC [National Semiconductor (TI)]
Direct Link  http://www.national.com
Logo NSC - National Semiconductor (TI)

CS5535 Datasheet(HTML) 509 Page - National Semiconductor (TI)

Back Button CS5535 Datasheet HTML 505Page - National Semiconductor (TI) CS5535 Datasheet HTML 506Page - National Semiconductor (TI) CS5535 Datasheet HTML 507Page - National Semiconductor (TI) CS5535 Datasheet HTML 508Page - National Semiconductor (TI) CS5535 Datasheet HTML 509Page - National Semiconductor (TI) CS5535 Datasheet HTML 510Page - National Semiconductor (TI) CS5535 Datasheet HTML 511Page - National Semiconductor (TI) CS5535 Datasheet HTML 512Page - National Semiconductor (TI) CS5535 Datasheet HTML 513Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 509 / 555 page
background image
Revision 0.8
509
www.national.com
Flash Controller Register Descriptions (Continued)
5.19.2.4
NAND Status (NAND_STS)
5.19.2.5
NAND ECC Control (NAND_ECC_CTL)
Flash Memory Offset 810h
Flash I/O Offset
06h
Type
R/W
Reset Value
0xh
NAND_STS Register Map
76543
210
RSVD
FLASH_RDY
CTLR_BUSY
CMD_COMP
DIST_ST
NAND_STS Bit Descriptions
Bit
Name
Description
7:4
RSVD (RO)
Reserved (Read Only). Returns 0 when read.
3FLASH_RDY (RO)
Flash Ready (Read Only). Double synchronized output (with respect to local bus
clock) of the NAND Flash device’s RDY/BUSY#.
2
CTLR_BUSY (RO)
NAND Controller Busy (Read Only). When high, indicates that the NAND Controller’s
state machines are busy.
1CMD_COMP
NAND Command Complete. When high, indicates that the most recent NAND com-
mand has completed. May be read anytime. Write 1 to clear this bit. Writing 0 has no
effect.
0DIST_ST
NAND Distract Status. Occurrence of a NOR interruption during a NAND transaction
sets this bit. Write 1 to clear this bit. Writing 0 has no effect.
A NAND transaction is started as soon as CE# goes low. It is stopped when CE# goes
high. Typically, a NAND transaction needs multiple software commands (from 6 to
~500). Since the Flash Interface is shared between NAND and NOR Flash Controllers
and the NOR Flash Controller gets priority to use the Flash Interface, a NAND transac-
tion may be interrupted by a NOR transaction. DIST_ST bit is set to record this event.
NAND Flash software must take necessary actions to recover the uncompleted trans-
action.
Flash Memory Offset 815h
Flash I/O Offset
08h
Type
R/W
Reset Value
04h
NAND_ECC_CTL Register Map
76543
210
RSVD
PARITY
CLRECC
ENECC
NAND_ECC_CTL Bit Descriptions
Bit
Name
Description
7:3
RSVD
Reserved. Reads return value written.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com