Electronic Components Datasheet Search
  English  ▼

X  

UPD17708 Datasheet(PDF) 251 Page - Renesas Technology Corp

Part # UPD17708
Description  MOS INTEGRATED CIRCUIT
PDF  358 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

UPD17708 Datasheet(HTML) 251 Page - Renesas Technology Corp

Back Button UPD17708 Datasheet HTML 247Page - Renesas Technology Corp UPD17708 Datasheet HTML 248Page - Renesas Technology Corp UPD17708 Datasheet HTML 249Page - Renesas Technology Corp UPD17708 Datasheet HTML 250Page - Renesas Technology Corp UPD17708 Datasheet HTML 251Page - Renesas Technology Corp UPD17708 Datasheet HTML 252Page - Renesas Technology Corp UPD17708 Datasheet HTML 253Page - Renesas Technology Corp UPD17708 Datasheet HTML 254Page - Renesas Technology Corp UPD17708 Datasheet HTML 255Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 251 / 358 page
background image
249
µPD17704, 17705, 17707, 17708, 17709
16.3.6 Operation of serial interface 1
(1) Timing chart
Figure 16-19 shows the timing chart.
Figure 16-19. Timing Chart of Serial Interface 1
Shift clock
Serial data
La
D7
12
1
0
<1>
<2>
<3>
INT <5>
<4>
26
7
8
0
1
37
8
1
D6
D5
D1
D0
D7
Clock counter
SIO1TS
<1> Initial status (general-purpose input port)
<2> Sets transmission status of master/releases wait status
<3> Wait timing
<4> Releases wait status again
<5> Interrupt issuance timing
(2) Operation of clock counter
The value of the clock counter is incremented from the initial value “0” each time the rising of the clock pin
has been detected.
The value of the clock counter returns to “0” after it has reached “8”, and the clock counter continues counting.
The clock counter is also reset in the following cases.
•
At reset (power-ON reset, WDT&SP reset, CE reset)
•
On execution of clock stop instruction
•
If “0” is written to SIO1TS flag
(3) Wait operation and cautions
When the wait status is released, serial data is output (during transmission operation) at the falling of the next
clock, and the wait status is released at the eighth clock.
After eight clocks have been output, the shift clock pin is made high, and the operations of the clock counter
and presettable shift register 1 are stopped.
The value of the presettable shift register 1 cannot be read correctly if it is read while the wait status is released
and while the shift clock pin is high.
Correct data cannot be written to the presettable shift register 1 while the wait status is released and while
the shift clock pin is low.
If the forced wait status is specified while the wait status is released, the forced wait status is set as soon as
“0” has been written to the SIO1TS flag, and the clock counter is reset.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com