EP1C3 datasheet(4/104 Pages) ALTERA

4 / 104 page

1–2

Altera Corporation

Preliminary

January 2007

Cyclone Device Handbook, Volume 1

Features

The Cyclone device family offers the following features:

■

2,910 to 20,060 LEs, see Table 1–1

■

Up to 294,912 RAM bits (36,864 bytes)

■

Supports configuration through low-cost serial configuration device

■

Support for LVTTL, LVCMOS, SSTL-2, and SSTL-3 I/O standards

■

Support for 66- and 33-MHz, 64- and 32-bit PCI standard

■

High-speed (640 Mbps) LVDS I/O support

■

Low-speed (311 Mbps) LVDS I/O support

■

311-Mbps RSDS I/O support

■

Up to two PLLs per device provide clock multiplication and phase

shifting

■

Up to eight global clock lines with six clock resources available per

logic array block (LAB) row

■

Support for external memory, including DDR SDRAM (133 MHz),

FCRAM, and single data rate (SDR) SDRAM

■

Support for multiple intellectual property (IP) cores, including

Altera® MegaCore® functions and Altera Megafunctions Partners

Program (AMPPSM) megafunctions.

Table 1–1. Cyclone Device Features

Feature

EP1C3

EP1C4

EP1C6

EP1C12

EP1C20

LEs

2,910

4,000

5,980

12,060

20,060

M4K RAM blocks (128

× 36 bits)

1317205264

Total RAM bits

59,904

78,336

92,160

239,616

294,912

PLLs

12222

Maximum user I/O pins (1)

104

301

185

249

301

Note to Table 1–1:

(1)

This parameter includes global clock pins.

EP1C3 Datasheet(PDF) 4 Page - Altera Corporation

EP1C3 Datasheet(HTML) 4 Page - Altera Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL