TLK1221 datasheet(9/23 Pages) TI

9 / 23 page

www.ti.com

TRANSMITTER/RECEIVER CHARACTERISTICS

80%

50%

20%

80%

50%

20%

~ V

80%

20%

~ 1V

~ –1V

TX+

TX–

VOD

RXP,RXN

RD(0–9)

RBC0

10-BitCode

td(Rx latency)

10-BitCode

TLK1221

SLLS713 – FEBRUARY 2007

over recommended operating conditions (unless otherwise noted)

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX

UNIT

VOD = |TxD – TxN|

Rt = 50

Ω

600

850

1100

Transmit common mode voltage

V(CM)

Rt = 50

Ω

1000

1250

1400

range

Receiver input voltage requirement,

200

1600

VID = |RxP – RxN|

Receiver common mode voltage

1000

1250

2250

range, (RxP + RxN)/2

Receiver input capacitance

Differential output jitter, random +

t(TJ)

Serial data total jitter (peak-to-peak)

deterministic, PRBS pattern,

0.24

Rω = 125 MHz

Serial data deterministic jitter

Differential output jitter, PRBS

t(DJ)

0.12

(peak-to-peak)

pattern, Rω = 125 MHz

Differential signal rise, fall time (20% RL = 50 Ω, CL = 5 pF, see Figure 6

tr, tf

100

250

to 80%)

and Figure 8

Serial data jitter tolerance minimum

Differential input jitter, random +

required eye opening, (per

0.25

deterministic, Rω = 125 MHz

IEEE-802.3 specification)

Receiver data acquisition lock time

500

µs

from power up

Data relock time from loss of

1024

Bit times

synchronization

td(Tx latency) Tx latency

See Figure 1

td(Rx latency) Rx latency

See Figure 5 and Figure 7

Figure 6. Differential and Common-Mode Output Voltage Definitions

Figure 7. Receiver Latency, TBI Normal Mode Shown

Submit Documentation Feedback

TLK1221 Datasheet(PDF) 9 Page - Texas Instruments

TLK1221 Datasheet(HTML) 9 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23

Datasheet Download

Link URL