CDC706PW datasheet(14/41 Pages) TI

14 / 41 page

www.ti.com

CDC706

SCAS829A – SEPTEMBER 2006 – REVISED MARCH 2007

Table 2. Register Configuration Command Bitmap

Adr

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

Byte 0

Revision Code

Vendor Identification

Byte 1

PLL1 Reference Divider M 9-Bit [7:0]

Byte 2

PLL1 Feedback Divider N 12-Bit [7:0]

PLL1 Ref

Byte 3

PLL1 Mux

PLL2 Mux

PLL3 Mux

PLL1 Feedback Divider N 12-Bit [11:8]

Dev M [8]

Byte 4

PLL2 Reference Divider M 9-Bit [7:0]

Byte 5

PLL2 Feedback Divider N 12-Bit [7:0]

PLL1 fvco

PLL2 fvco

PLL3 fvco

PLL2 Ref

Byte 6

PLL2 Feedback Divider N 12-Bit [11:8]

Selection

Dev M [8]

Byte 7

PLL3 Reference Divider 9-Bit M [7:0]

Byte 8

PLL3 Feedback Divider N [12-Bit 7:0]

PLL3 Ref

Byte 9

PLL Selection for P0 (Switch A)

PLL3 Feedback Divider N 12-Bit [11:8]

Dev M [8]

Inp. Clock

Byte 10

PLL Selection for P1 (Switch A)

Configuration Inputs S1

Configuration Inputs S0

Selection

Byte 11

Input Signal Source

PLL Selection for P3 (Switch A)

PLL Selection for P2 (Switch A)

Byte 12

Reserved

Power Down

PLL Selection for P5 (Switch A)

PLL Selection for P4 (Switch A)

Byte 13

Reserved

7-Bit Divider P0 [6:0]

Byte 14

Reserved

7-Bit Divider P1 [6:0]

Byte 15

Reserved

7-Bit Divider P2 [6:0]

Byte 16

Reserved

7-Bit Divider P3 [6:0]

Byte 17

Reserved

7-Bit Divider P4 [6:0]

Byte 18

Reserved

7-Bit Divider P5 [6:0]

Y0 Inv. or

Y0 Enable or

Byte 19

Reserved

Y0 Slew-Rate Control

Y0 Divider Selection (Switch B)

Non-Inv

Low

Y1 Inv. or

Y1 Enable or

Byte 20

Reserved

Y1 Slew-Rate Control

Y1 Divider Selection (Switch B)

Non-Inv

Low

Y2 Inv. or

Y2 Enable or

Byte 21

Reserved

Y2 Slew-Rate Control

Y2 Divider Selection (Switch B)

Non-Inv

Low

Y3 Inv. or

Y3 Enable or

Byte 22

Reserved

Y3 Slew-Rate Control

Y3 Divider Selection (Switch B)

Non-Inv

Low

Y4 Inv. or

Y4 Enable or

Byte 23

Reserved

Y4 Slew-Rate Control

Y4 Divider Selection (Switch B)

Non-Inv

Low

Y5 Inv or

Y5 Enable or

Byte 24

Reserved

Y5 Slew-Rate Control

Y5 Divider Selection (Switch B)

Non-Inv

Low

Spread Spectrum (SSC) Modulation

Byte 25

Reserved

Frequency Selection for SSC

Selection

Byte 26

Reserved

7-Bit Byte Count

Submit Documentation Feedback

CDC706PW Datasheet(PDF) 14 Page - Texas Instruments

CDC706PW Datasheet(HTML) 14 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41

Datasheet Download

Link URL