Electronic Components Datasheet Search
  English  ▼

X  

PCA5007 Datasheet(PDF) 97 Page - NXP Semiconductors

Part # PCA5007
Description  Pager baseband controller
PDF  112 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PHILIPS [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

PCA5007 Datasheet(HTML) 97 Page - NXP Semiconductors

Back Button PCA5007 Datasheet HTML 93Page - NXP Semiconductors PCA5007 Datasheet HTML 94Page - NXP Semiconductors PCA5007 Datasheet HTML 95Page - NXP Semiconductors PCA5007 Datasheet HTML 96Page - NXP Semiconductors PCA5007 Datasheet HTML 97Page - NXP Semiconductors PCA5007 Datasheet HTML 98Page - NXP Semiconductors PCA5007 Datasheet HTML 99Page - NXP Semiconductors PCA5007 Datasheet HTML 100Page - NXP Semiconductors PCA5007 Datasheet HTML 101Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 97 / 112 page
background image
1998 Oct 07
97
Philips Semiconductors
Product specification
Pager baseband controller
PCA5007
15.2.1
SIGNALS FOR THE PARALLEL PROGRAMMING MODE
In this configuration, the following signals are necessary to program the OTP:
Table 63 Pins for programming mode
The control signals GBMbpB, PGM, LS1 and LS0 can be used to select the latches of the interface block and the internal
data latches of the OTP. Table 64 shows how the latches are selected.
RdStrb is used to open the selected latch. If PGM is not active the RdSTrb signal is used to start the OTP read cycle.
Table 64 Latch selection
OTP PIN
TYPE
EPROM
PIN
DESCRIPTION
COMMENTS
VPP
supply
VPP
programming voltage
special pin/logic signal not time critical
VDD
supply
VDD
positive supply
GND
supply
GND
negative supply
P0.7 to P0.0
I/O
A<14:0>
address
20 kbyte addresses available
Q<7:0>
data output
I<7:0>
data input
PS<2:0>
security bits input
connected to P0.2 to P0.0 pins
QS<2:0>
security bits output
P2.0/LS0
input
−
latch select 0
latch select signals, see Table 64
P2.1/LS1
input
−
latch select 1
P2.2/PGM
input
−
programming mode
P2.3/RdStrb
input
CEP/MBPC read/strobe
read enable Clock (CEP) when PGM = 0;
strobe for the latches when PGM = 1
P2.4/GBMbpB
input
GB
output enable not/
Mult.BProg Not
read EPROM and set P0 as output; multiple byte
programming when PGM = 1
P2.5/WEB
input
WEB
Write Enable not
programs data if VPP is present
P2.6/SEC
input
SEC
select security bits
see Section 15.10
P2.7/SIG
input
SIG
read signature bytes
see Section 15.9
P2.4/GBMbpB
P2.2/PGM
P2.1/LS1
P2.1/LS0
DESCRIPTION
X
0
X
X
no latches selected
1
1
0
0
select test control latch
X
1
0
1
select lower address latch
X
1
1
0
select upper address latch
0
1
1
1
select internal data latch in multi byte programming
mode



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com