DP83816 datasheet(73/106 Pages) NSC

73 / 106 page

www.national.com

4.0 Register Set (Continued)

4.3.10 MII Interrupt Control Register

This register implements the MII Interrupt PHY Specific Control register. Sources for interrupt generation include: Link

State Change, Jabber Event, Remote Fault, Auto-Negotiation Complete or any of the counters becoming half-full. Note

that the TINT bit operates independently of the INTEN bit. In other words, INTEN does not need to be active to generate

the test interrupt.

4.3.11 MII Interrupt Status and Misc. Control Register

This register implements the MII Interrupt PHY Control and Status information. These Interrupts are PHY based events.

When any of these events occur and its respective bit is not masked, and MICR:INTEN is enabled, the interrupt will be

signalled in ISR:PHY.

Tag: MICR

Size: 16 bits

Hard Reset: 0000h

Offset: 00C4h

Access: Read Write

Bit

Bit Name

Description

15:2

Reserved

Reserved: Writes ignored, Read as 0

INTEN

Interrupt Enable:

1 = Enable event based interrupts

0 = Disable event based interrupts

TINT

Test Interrupt:

Forces the PHY to generate an interrupt at the end of each management read to facilitate interrupt testing.

1 = Generate an interrupt

0 = Do not generate interrupt

Tag: MISR

Size: 16 bits

Hard Reset: 0000h

Offset: 00C8h

Access: Read Write

Bit

Bit Name

Description

MINT

MII Interrupt Pending: Default: 0, RO/COR

1 = Indicates that an interrupt is pending and is cleared by the current read.

0 = no interrupt pending

MSK_LINK

Mask Link: When this bit is 0, the change of link status event will cause the interrupt to be seen by the ISR.

MSK_JAB

Mask Jabber: When this bit is 0, the Jabber event will cause the interrupt to be seen by the ISR.

MSK_RF

Mask Remote Fault: When this bit is 0, the Remote Fault event will cause the interrupt to be seen by the

ISR.

MSK_ANC

Mask Auto-Neg. Complete: When this bit is 0, the Auto-negotiation complete event will cause the inter-

rupt to be seen by the ISR.

MSK_FHF

Mask False Carrier Half Full: When this bit is 0, the False Carrier Counter Register half-full event will

cause the interrupt to be seen by the ISR.

MSK_RHF

Mask Rx Error Half Full: When this bit is 0, the Receive Error Counter Register half-full event will cause

the interrupt to be seen by the ISR.

8:0

Reserved

Reserved: Writes ignored, Read as 0

DP83816 Datasheet(PDF) 73 Page - National Semiconductor (TI)

DP83816 Datasheet(HTML) 73 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL