| Electronic Components Datasheet Search |
|
MAX6972 Datasheet(PDF) 3 Page - Maxim Integrated Products |
|
|
|||||||||||||||||||||||||||||
MAX6972 Datasheet(HTML) 3 Page - Maxim Integrated Products |
|
3 / 23 page ![]() 16-Output PWM LED Drivers for Message Boards _______________________________________________________________________________________ 3 Note 1: All parameters tested at TA = +85°C. Specifications over temperature are guaranteed by design. Note 2: Specification limits apply to devices at the same TA for TA = TMIN to TMAX. Note 3: Guaranteed by design. PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS Output Low Voltage MUX_ VOLM ISINK = 40mA 0.4 V Open-Circuit Detection VOCD 200 mV Output Slew Time Y0–Y7, Z0–Z7 80% to 20%, load = 50pF, calibration DACs set to 0xFF 100 ns TA = +85°C 54 55 56 Full-Scale Port Output Current Y0–Y7, Z0–Z7 ISINKFS VDD = 3.3V, VO = 1.2V, calibration DACs set to 0xFF TA = TMIN to TMAX 52.5 55 58.0 mA TA = +125°C (Note 3) ±0.5 ±1.8 TA = +85°C ±0.5 ±1.2 Port-to-Port Current Matching Y0–Y7, Z0–Z7 ∆ISINK VDD = 3.3V, VO = 1.2V, calibration DACs set to 0xFF ISINK = 55mA (Note 2) TA = -40°C (Note 3) ±0.7 ±2.3 % Device-to-Device Current Matching Y0–Y7, Z0–Z7 ∆IAVG VDD = 3.3V, VO = 1.2V, calibration DACs set to 0xFF, ISINK = 55mA, TA = +85°C (Note 3) ±1 ±2 % TA = +85°C 31.0 33 35.5 Half-Scale Port Output Current Y0–Y7, Z0–Z7 ISINKHS VDD = 3.3V, VO = 1.2V, calibration DACs set to 0x80 TA = TMIN to TMAX 30.0 33 36.5 mA TA = +85°C 0.3 1.15 Output Load Regulation ∆IOLR VDD = 3.3V, VO = 1.2V to 3.0V, calibration DACs set to 0x80, ISINK = 33mA TA = TMIN to TMAX 1.5 mA/V TA = +85°C 0.6 1.7 Output Power-Supply Rejection ∆IOPSR VDD = 3.0 V to 3.6V, VO = 1.2V, calibration DACs set to 0x80, ISINK = 33mA TA = TMIN to TMAX 2.0 mA/V ELECTRICAL CHARACTERISTICS (continued) (VDD = 3.0V to 3.6V, TA = TMIN to TMAX, unless otherwise noted. Typical values are at VDD = 3.3V, TA = +85°C.) (Note 1) PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS CLKI_ Input Frequency fCLKI 33 MHz CLKI_ Duty Cycle 40 60 % CLKO_ Output Delay tPD-CLKO 16 ns DIN_ Setup Time tSU-DIN 0.5 ns DIN_ Hold Time tHD-DIN 5ns DOUT_ Output Delay tPD-DOUT 15 ns LOADO Output Delay tPD-LOADO 18 ns LOADI Setup Time tSU-LOADI -3 ns LOADI Hold Time tHD-LOADI 8ns Watchdog Period When enabled 40 125 300 ms TIMING CHARACTERISTICS (VDD = 3.0V to 3.6V, TA = TMIN to TMAX, unless otherwise noted. Typical values are at 3.3V, TA = +85°C.) (Note 1) |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |