Electronic Components Datasheet Search
  English  ▼

X  

33689D Datasheet(PDF) 12 Page - Freescale Semiconductor, Inc

Part # 33689D
Description  System Basis Chip with LIN Transceiver
PDF  31 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

33689D Datasheet(HTML) 12 Page - Freescale Semiconductor, Inc

Back Button 33689D Datasheet HTML 8Page - Freescale Semiconductor, Inc 33689D Datasheet HTML 9Page - Freescale Semiconductor, Inc 33689D Datasheet HTML 10Page - Freescale Semiconductor, Inc 33689D Datasheet HTML 11Page - Freescale Semiconductor, Inc 33689D Datasheet HTML 12Page - Freescale Semiconductor, Inc 33689D Datasheet HTML 13Page - Freescale Semiconductor, Inc 33689D Datasheet HTML 14Page - Freescale Semiconductor, Inc 33689D Datasheet HTML 15Page - Freescale Semiconductor, Inc 33689D Datasheet HTML 16Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 31 page
background image
Analog Integrated Circuit Device Data
12
Freescale Semiconductor
33689
ELECTRICAL CHARACTERISTICS
DYNAMIC ELECTRICAL CHARACTERISTICS
DYNAMIC ELECTRICAL CHARACTERISTICS
Table 4. Dynamic Electrical Characteristics
Characteristics noted under conditions 5.5 V
≤ V
SUP ≤ 18 V, - 40°C ≤ T
A ≤ 125°C, GND = 0.0 V unless otherwise noted.
Typical values noted reflect the approximate parameter means at TA = 25°C under nominal conditions unless otherwise noted.
Characteristic
Symbol
Min
Typ
Max
Unit
SPI INTERFACE CHARACTERISTICS
SPI Operation Frequency
fSPI
0.25
—
4.0
MHz
SCLK Clock Period
tPSCLK
250
—
N/A
ns
SCLK Clock High Time
tWSCLKH
125
—
N/A
ns
SCLK Clock Low Time
tWSCLKL
125
—
N/A
ns
Falling Edge of CS to Rising Edge of SCLK
tLEAD
100
—
N/A
ns
Falling Edge of SCLK to CS Rising Edge
tLAG
100
—
N/A
ns
MOSI to Falling Edge of SCLK (Data Setup Time)
tSI(SU)
40
—
N/A
ns
Falling Edge of SCLK to MOSI (Data Hold Time)
tSI(HOLD)
40
—
N/A
ns
MISO Rise Time (14)
CL = 220 pF
tRSO
—
25
50
ns
MISO Fall Time (14)
CL = 220 pF
tFSO
—
25
50
ns
Time from Falling or Rising Edge of CS to: (14)
MISO Low Impedance (Enable)
MISO High Impedance (Disable)
tSO(EN)
tSO(DIS)
0.0
0.0
—
—
50
50
ns
Time from Rising Edge of SCLK to MISO Data Valid (14)
0.2 VDD ≤ MISO ≥ 0.8 VDD, CL = 100 pF
tVALID
0.0
—
50
ns
RST
OUTPUT PIN IN NORMAL AND STOP MODES
Reset Duration After VDD HIGH
tDURRST
0.65
1.0
1.35
ms
WDC
PIN
Watchdog Period Accuracy Using an External Resistor (Excluding Resistor
Tolerances) (15)
ACCWDC
-15
—
15
%
Watchdog Time Period (15)
10 k
Ω External Resistor
100 k
Ω External Resistor
No External Resistor, WDC Open, Normal Mode
tWDC
—
—
107
10.558
99.748
160
—
—
215
ms
Notes
14.
Parameter guaranteed by design; however, it is not production tested.
15.
Watchdog time period calculation formula:
tWDC = 0.991 * R + 0.648 (R in kΩ and tWDC in ms).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com