| Electronic Components Datasheet Search |
|
33689D Datasheet(PDF) 16 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
33689D Datasheet(HTML) 16 Page - Freescale Semiconductor, Inc |
|
16 / 31 page ![]() Analog Integrated Circuit Device Data 16 Freescale Semiconductor 33689 ELECTRICAL CHARACTERISTICS TIMING DIAGRAMS TIMING DIAGRAMS Figure 5. Test Circuit for Timing Measurements Figure 6. SPI Timing Characteristics TXD RXD 33689 VS1/VS2 LIN VPWR R0 C0 R0/C0 Combinations: 1.0 k Ω/1.0 nF 660 Ω/6.8 nF 500 Ω/10 nF GND TGND AGND DI 0 DO 0 Undefined Don’t Care DI 7 Don’t Care tLEAD tSI(HOLD) tSI(SU) tLAG tPSCLK tWSCLKH tWSCLKL tVALID DO 7 tSO(DIS) CS SCLK MOSI MISO tSO(EN) Note Incoming data at MOSI pin is sampled by the 33689 at SCLK falling edge. Outgoing data at MISO is set by the 33689 at SCLK rising edge (after tVALID delay time). |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |