Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

SAA2003 Datasheet(PDF) 13 Page - NXP Semiconductors

Part # SAA2003
Description  Stereo filter and codec
PDF  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PHILIPS [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

SAA2003 Datasheet(HTML) 13 Page - NXP Semiconductors

Back Button SAA2003 Datasheet HTML 9Page - NXP Semiconductors SAA2003 Datasheet HTML 10Page - NXP Semiconductors SAA2003 Datasheet HTML 11Page - NXP Semiconductors SAA2003 Datasheet HTML 12Page - NXP Semiconductors SAA2003 Datasheet HTML 13Page - NXP Semiconductors SAA2003 Datasheet HTML 14Page - NXP Semiconductors SAA2003 Datasheet HTML 15Page - NXP Semiconductors SAA2003 Datasheet HTML 16Page - NXP Semiconductors SAA2003 Datasheet HTML 17Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 44 page
background image
May 1994
13
Philips Semiconductors
Preliminary specification
Stereo filter and codec
SAA2003
SERIAL AUDIO INTERFACE DATA FORMATS IN ENCODING MODE
In encoding mode, the serial audio data input for the PASC processor is taken from the SD1 pin. This data is scaled by
the fade processor before being sent to the PASC processor. The output from the fade processor is sent in parallel to
the SD2 output.
Both I2S and EIAJ formats are supported.
Table 4
Serial audio data interface formats in encoding mode.
Note
1. If SD1 is used in EIAJ mode, and the data from SD2 is required, the IECOP can be re-programmed to provide a
suitable I2S WS signal for SD2. The IEC 958 output is not available in this mode.
SERIAL AUDIO INTERFACE DATA FORMATS IN DECODING MODE
In decoding mode, the output from the PASC processor, connected via the fade processor, is present at both SD1 and
SD2.
Both I2S and EIAJ formats are supported.
Table 5
SD1/SD2 output decoding formats.
Note
1. The sub-band filter performs rounding to 16 or 18 bits according to the operating mode of the interface.
SERIAL AUDIO INTERFACE MODE CONTROL
The operating mode of the interface is programmed by the extended settings registers as shown in Table 6.
SD1 INPUT
SD2 OUTPUT
FORMAT
MASTER/SLAVE
RESOLUTION
FORMAT
RESOLUTION
I2S
master
18 bit
I2S
18 bit
I2S
slave
18 bit
I2S
18 bit
I2S
master
16 bit
I2S
18 bit
I2S
slave
16 bit
I2S
16 bit
EIAJ(1)
master
18 bit
I2S
18 bit
EIAJ(1)
slave
18 bit
I2S
18 bit
EIAJ(1)
master
16 bit
I2S
18 bit
EIAJ(1)
slave
16 bit
I2S
18 bit
FORMAT
MASTER/SLAVE
RESOLUTION(1)
I2S
master
18 bit
I2S
slave
18 bit
I2S
master
16 bit
I2S
slave
16 bit
EIAJ
master
18 bit
EIAJ
master
16 bit



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com