Electronic Components Datasheet Search
  English  ▼

X  

SAA2003 Datasheet(PDF) 35 Page - NXP Semiconductors

Part # SAA2003
Description  Stereo filter and codec
PDF  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PHILIPS [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

SAA2003 Datasheet(HTML) 35 Page - NXP Semiconductors

Back Button SAA2003 Datasheet HTML 31Page - NXP Semiconductors SAA2003 Datasheet HTML 32Page - NXP Semiconductors SAA2003 Datasheet HTML 33Page - NXP Semiconductors SAA2003 Datasheet HTML 34Page - NXP Semiconductors SAA2003 Datasheet HTML 35Page - NXP Semiconductors SAA2003 Datasheet HTML 36Page - NXP Semiconductors SAA2003 Datasheet HTML 37Page - NXP Semiconductors SAA2003 Datasheet HTML 38Page - NXP Semiconductors SAA2003 Datasheet HTML 39Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 35 / 44 page
background image
May 1994
35
Philips Semiconductors
Preliminary specification
Stereo filter and codec
SAA2003
Timing characteristics FDIR and SYNCDAI; see Fig.26
tsH
SYNCDAI HIGH time
1280
−−
ns
td1
internal clock delay time after
SYNCDAI LOW
0
−−
ns
td2
external clock delay time after
SYNCDAI LOW
−−
320
ns
td3
FDIR delay time before
SYNCDAI HIGH
280
−−
ns
td4
external clock delay time
before SYNCDAI HIGH
−−
320
ns
td5
internal clock delay time
before SYNCDAI HIGH
0
−−
ns
Baseband data interface timing characteristics
MASTER MODE; SEE FIGS 17 AND 18
Tc
SCK cycle time
fs = 48 kHz
−
325.6
−
ns
tcH
SCK HIGH time
fs = 48 kHz
143
−−
ns
tcL
SCK LOW time
fs = 48 kHz
143
−−
ns
td1
FS256 HIGH delay time until
SCK transition
0
−
50
ns
th2
WS, SD1 and SD2 hold time
after FS256 HIGH
0
−−
ns
td2
FS256 delay time until WS,
SD1 and SD2 valid
0
−
50
ns
tsu
SD1 input set-up time before
SCK HIGH
30
−−
ns
th1
SD1 input hold time after SCK
HIGH
0
−−
ns
SLAVE MODE; SEE FIG.19
Tc
SCK cycle time
fs = 48 kHz
325.6
−
651.2
ns
tcH
SCK HIGH time
fs = 48 kHz
116
−−
ns
tcL
SCK LOW time
fs = 48 kHz
116
−−
ns
tsu
WS and SD1 inputs set-up
time before SCK HIGH
30
−−
ns
th1
WS and SD1 inputs hold time
after SCK HIGH
0
−−
ns
th2
SD1 and SD2 outputs hold
time after SCK HIGH
66
−−
ns
td
SCK delay time until SD1 and
SD2 outputs valid
−−
223
ns
SYMBOL
PARAMETER
CONDITIONS
MIN.
TYP.
MAX.
UNIT



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com