SAA6721 datasheet(18/72 Pages) PHILIPS

18 / 72 page

1999 May 11

Philips Semiconductors

Preliminary speciﬁcation

SXGA RGB to TFT graphics engine

SAA6721E

Table 4

SDRAM channel conﬁgurations

Notes

1. 36 MHz clock frequency.

2. 50 MHz clock frequency.

INPUT

RESOLUTION

SVGA (800

× 600)

XGA (1024

× 768)

SXGA (1280

× 1024)

60 Hz

75 Hz

60 Hz

75 Hz

60 Hz

75 Hz

Panel

2 Mbits frame buffer needed

3 Mbits frame buffer needed

4 Mbits frame buffer needed

XGA(1)

288 Mbits/s

bandwidth;

× HSC or

× MSC

319 Mbits/s

bandwidth;

× HSC or

× MSC

411 Mbits/s

bandwidth;

× HSC or

× MSC

452 Mbits/s

bandwidth;

× HSC or

× MSC

475 Mbits/s

bandwidth;

× HSC or

× MSC

540 Mbits/s

bandwidth;

× HSC or

× MSC

SXGA(2)

307 Mbits/s

bandwidth;

× HSC or

× MSC

337 Mbits/s

bandwidth;

× HSC or

× MSC

435 Mbits/s

bandwidth;

× HSC or

× MSC

476 Mbits/s

bandwidth;

× HSC or

× MSC

624 Mbits/s

bandwidth;

× HSC or

× MSC

705 Mbits/s

bandwidth;

× HSC or

× MSC

7.6.2

SGRAM MEMORY CONFIGURATION

SGRAM devices organized to 256k

× 32 bits are available,

and feature the wide data bus for high speed applications.

With these devices a frame buffer can be built, without

wasting memory because of bandwidth. In case of

SGRAM usage, the memory data bus of the SAA6721E

can be split into 2 channels of 32 bits each.

Each channel gives, in HSC mode with 125 MHz clock

frequency, an effective bandwidth of 456 Mbits/s; and in

MSC mode, with 100 MHz clock speed, an effective

bandwidth of 364 Mbits/s.

Table 5 gives the channel configuration for several input

and panel resolutions.

Table 5

SGRAM channel conﬁgurations

Notes

1. 36 MHz clock frequency.

2. 50 MHz clock frequency.

INPUT

RESOLUTION

SVGA (800

× 600)

XGA (1024

× 768)

SXGA (1280

× 1024)

60 Hz

75 Hz

60 Hz

75 Hz

60 Hz

75 Hz

Panel

2 Mbits frame buffer needed

3 Mbits frame buffer needed

4 Mbits frame buffer needed

XGA(1)

288 Mbits/s

bandwidth;

× HSC or

× MSC

319 Mbits/s

bandwidth;

× HSC or

× MSC

411 Mbits/s

bandwidth;

× HSC or

× MSC

452 Mbits/s

bandwidth;

× HSC or

× MSC

475 Mbits/s

bandwidth;

× HSC or

× MSC

540 Mbits/s

bandwidth;

× HSC or

× MSC

SXGA(2)

307 Mbits/s

bandwidth;

× HSC or

× MSC

337 Mbits/s

bandwidth;

× HSC or

× MSC

435 Mbits/s

bandwidth;

× HSC or

× MSC

476 Mbits/s

bandwidth;

× HSC or

× MSC

624 Mbits/s

bandwidth;

× HSC or

× MSC

705 Mbits/s

bandwidth;

× HSC or

× MSC

SAA6721 Datasheet(PDF) 18 Page - NXP Semiconductors

SAA6721 Datasheet(HTML) 18 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72

Datasheet Download

Link URL