Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

AD5675R Datasheet(PDF) 24 Page - Analog Devices

Part # AD5675R
Description  16-Channel, 12-/16-Bit nanoDAC with 2 ppm/°C Voltage Reference TC, I2C Interface
PDF  31 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD5675R Datasheet(HTML) 24 Page - Analog Devices

Back Button AD5675R Datasheet HTML 20Page - Analog Devices AD5675R Datasheet HTML 21Page - Analog Devices AD5675R Datasheet HTML 22Page - Analog Devices AD5675R Datasheet HTML 23Page - Analog Devices AD5675R Datasheet HTML 24Page - Analog Devices AD5675R Datasheet HTML 25Page - Analog Devices AD5675R Datasheet HTML 26Page - Analog Devices AD5675R Datasheet HTML 27Page - Analog Devices AD5675R Datasheet HTML 28Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 31 page
background image
AD5673R/AD5677R
Data Sheet
Rev. 0 | Page 24 of 31
DB23
DB22
DB21
DB20
DB19
DB18
DB17
DB16
DB15
DB14
DB13
DB12
DB11
DB10
DB9
DB8
DB7
DB6
DB5
DB4
DB3
DB2
DB1
DB0
C3
C2
C1
C0
D15
D14
D13
D12
D11
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
COMMAND
DAC ADDRESS
DAC DATA
DAC DATA
COMMAND BYTE
DATA HIGH BYTE
DATA LOW BYTE
A3
A2
A1
A0
Figure 57. AD5677R Input Shift Register Content
DB23
DB22
DB21
DB20
DB19
DB18
DB17
DB16
DB15
DB14
DB13
DB12
DB11
DB10
DB9
DB8
DB7
DB6
DB5
DB4
DB3
DB2
DB1
DB0
C3
C2
C1
C0
A3
A2
A1
A0
D11
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
X
X
X
X
COMMAND
DAC ADDRESS
DAC DATA
DAC DATA
COMMAND BYTE
DATA HIGH BYTE
DATA LOW BYTE
Figure 58. AD5673R Input Shift Register Content
Table 9. Command Definitions
Command
C3
C2
C1
C0
Description
0
0
0
0
No operation
0
0
0
1
Write to Input Register x (dependent on
LDAC)
0
0
1
0
Update DAC Register x with contents of
Input Register x
0
0
1
1
Write to and update DAC Channel x
(Independent of LDAC)
0
1
0
0
Power down/power up the DAC
0
1
0
1
Hardware LDAC mask register
0
1
1
0
Software reset (power-on reset)
0
1
1
1
Internal reference setup register
1
0
0
0
Reserved
1
0
0
1
Set up the readback register (readback
enable)
1
0
1
0
Update all channels of the input register
simultaneously with the input data
1
0
1
1
Update all channels of the DAC register
and input register simultaneously with
the input data
1
1
0
0
Reserved
…
…
…
…
1
1
1
1
Reserved
Table 10. Address Commands
DAC Address, Bits[3:0]
Selected Channel
A3
A2
A1
A0
0
0
0
0
DAC 0
0
0
0
1
DAC 1
0
0
1
0
DAC 2
0
0
1
1
DAC 3
0
1
0
0
DAC 4
0
1
0
1
DAC 5
0
1
1
0
DAC 6
0
1
1
1
DAC 7
1
0
0
0
DAC 8
1
0
0
1
DAC 9
1
0
1
0
DAC 10
1
0
1
1
DAC 11
1
1
0
0
DAC 12
1
1
0
1
DAC 13
1
1
1
0
DAC 14
1
1
1
1
DAC 15



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com