AD9171 datasheet(32/134 Pages) AD

32 / 134 page

Data Sheet

AD9171

JESD204B SERIAL DATA INTERFACE

analog.com

Rev. C | 32 of 134

Link Delay

The link delay of a JESD204B system is the sum of the fixed

and variable delays from the transmitter, channel, and receiver as

shown in Figure 36.

For proper functioning, all lanes on a link must be read during

the same LMFC period. Section 6.1 of the JESD204B specification

states that the LMFC period must be larger than the maximum link

delay. For the AD9171, this is not necessarily the case; instead,

the AD9171 use a local LMFC for each link (LMFCRx) that can be

delayed from the SYSREF± aligned LMFC. Because the LMFC is

periodic, this delay can account for any amount of fixed delay. As a

result, the LMFC period must only be larger than the variation in the

link delays, and the AD9171 can achieve proper performance with

a smaller total latency. Figure 37 and Figure 38 show a case where

the link delay is greater than an LMFC period. Note that it can be

accommodated by delaying LMFCRx.

Figure 37. Link Delay > LMFC Period Example

Figure 38. LMFC_DELAY_x to Compensate for Link Delay > LMFC

The method to select the LMFCDel (Register 0x304) and LMFCVar

(Register 0x306) variables is described in the Link Delay Setup

Example, With Known Delays section and the Link Delay Setup

Example, Without Known Delay section. Note that the setting for

LMFCDel must not equal or exceed the number of PCLK cycles per

LMFC period in the current mode.

Similarly, LMFCVar must not exceed the number of PCLK cycles

per LMFC period in the current mode or be set to <12 (whichever

value is smaller).

Setting LMFCDel appropriately ensures that all the corresponding

data samples arrive in the same LMFC period. Then, LMFCVar is

written into the receive buffer delay (RBD) to absorb all link delay

variation. This write ensures that all data samples arrived before

reading. By setting these to fixed values across runs and devices,

deterministic latency is achieved.

The RBD described in the JESD204B specification takes values

from one frame clock cycle to /K/ frame clock cycles, and the RBD

of the AD9171 takes values from 0 PCLK cycle to 12 PCLK cycles.

As a result, up to 12 PCLK cycles of total delay variation can be

absorbed. LMFCVar and LMFCDel are both in PCLK cycles. The

PCLK factor, or number of frame clock cycles per PCLK cycle, is

equal to 4/f. For more information on this relationship, see the Clock

Relationships section.

Two examples follow that show how to determine LMFCVar and

LMFCDel. After they are calculated, write LMFCDel into Register

0x304 for all devices in the system, and write LMFCVar to Register

0x306 for all devices in the system.

Figure 39. LMFC Delay Calculation Example

AD9171 Datasheet(PDF) 32 Page - Analog Devices

AD9171 Datasheet(HTML) 32 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL