AM79C940 datasheet(79/144 Pages) AMD

79 / 144 page

Programmer’s Register Model (continued)

Addr Mnemonic

Contents

R/W

PHYCC

Physical Layer (PHY) Configuration Control

LNKFL

Link Fail–Reports 10BASE-T receive inactivity

DLNKTST

Disable Link Test–Force 10BASE–T port into Link Pass

REVPOL

Reversed Polarity–Reports 10BASE-T receiver wiring error

DAPC

Disable Auto Polarity Correction–Detection remains active

LRT

Low Receive Threshold–Extended distance capability

ASEL

Auto Select–Select 10BASE-T port when active, otherwise

AUI

RWAKE

Remote Wake–10BASE-T, AUI and EADI features active during

sleep

AWAKE

Auto Wake–10BASE-T receive and LNKST active during sleep

R/W

CHIPID

Chip Identification Register LSB–CHIPID [7:0]

CHIPID

Chip Identification Register MSB–CHIPID [15:8]

IAC

Internal Address Configuration

ADDRCHG Address Change–Write to PHYADDR or LOGADDR after ENRCV

–

PHYADDR Reset Physical Address pointer

LOGADDR Reset Logical Address pointer

–

R/W

–

Reserved

R/W as 0

LADRF

Logical Address Filter–8 bytes–8 reads or writes–LS Byte first

R/W as 0

PADR

Physical 6 bytes–6 reads or writes–LS Byte

first

R/W as 0

–

Reserved

R/W as 0

–

Reserved

R/W as 0

MPC

Missed Packet Counter–Number of receive packets missed

R/W as 0

–

Reserved

R/W as 0

RNTPC

Runt Packet Count–Number of runt packets addressed to this node

R/W as 0

RCVCC

Receive Collision Count–Number of receive collision frames on network

R/W as 0

–

Reserved

R/W as 0

AM79C940 Datasheet(PDF) 79 Page - Advanced Micro Devices

AM79C940 Datasheet(HTML) 79 Page - Advanced Micro Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL