Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

AD7768BSTZ Datasheet(PDF) 13 Page - Analog Devices

Part # AD7768BSTZ
Description  8-/4-Channel, 24-Bit, Simultaneous Sampling ADCs with Power Scaling, 110.8 kHz Bandwidth
PDF  106 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD7768BSTZ Datasheet(HTML) 13 Page - Analog Devices

Back Button AD7768BSTZ Datasheet HTML 9Page - Analog Devices AD7768BSTZ Datasheet HTML 10Page - Analog Devices AD7768BSTZ Datasheet HTML 11Page - Analog Devices AD7768BSTZ Datasheet HTML 12Page - Analog Devices AD7768BSTZ Datasheet HTML 13Page - Analog Devices AD7768BSTZ Datasheet HTML 14Page - Analog Devices AD7768BSTZ Datasheet HTML 15Page - Analog Devices AD7768BSTZ Datasheet HTML 16Page - Analog Devices AD7768BSTZ Datasheet HTML 17Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 106 page
background image
Data Sheet
AD7768/AD7768-4
SPECIFICATIONS
analog.com
Rev. C | 13 of 106
Table 2.
Parameter
Test Conditions/Comments
Min
Typ
Max
Unit
SFDR
128
dBc
Low Power Mode
Decimation by 32, 32 kHz ODR
Dynamic Range
Shorted input, wideband filter
106.2
108
dB
SNR
Sinc5 filter, 1 kHz, −0.5 dBFS, sine wave input
109
111
dB
Wideband filter, 1 kHz, −0.5 dBFS, sine wave input
106
107.8
dB
SINAD
1 kHz, −0.5 dBFS, sine wave input
105.8
107.5
dB
THD
1 kHz, −0.5 dBFS, sine wave input
−120
−113
dB
SFDR
128
dBc
ACCURACY1
INL
Endpoint method
±2
±7
ppm of FSR
Offset Error2
DCLK frequency ≤ 24 MHz
±50
±115
µV
24 MHz to 32.768 MHz DCLK frequency
±75
±170
µV
Offset Error Drift
DCLK frequency ≤ 24 MHz
±250
nV/°C
24 MHz to 32.768 MHz DCLK frequency
±750
nV/°C
Gain Error2
TA = 25°C
±60
±120
ppm/FSR
Gain Drift vs. Temperature
±0.5
±2
ppm/°C
LOGIC INPUTS
Input Voltage1
VINH
0.65 × IOVDD
V
VINL
0.4
V
Hysteresis1
0.04
0.2
V
Leakage Current
−10
+0.03
+10
µA
RESET pin
−10
+10
µA
LOGIC OUTPUTS
Output Voltage1
VOH
ISOURCE = 200 µA
0.8 × IOVDD
V
VOL
ISINK = 400 µA
0.4
V
Leakage Current
Floating state
−10
+10
µA
Output Capacitance
Floating state
10
pF
POWER REQUIREMENTS
Power Supply Voltage
AVDD1 − AVSS
4.5
5.0
5.5
V
AVDD2 − AVSS
2.0
2.25 to 5.0
5.5
V
AVSS − DGND
−2.75
0
V
IOVDD − DGND
DREGCAP shorted to IOVDD
1.72
1.8
1.88
V
POWER SUPPLY CURRENTS1
Maximum output data rate, CMOS MCLK, eight DOUTx signals,
all supplies at maximum voltages, all channels in Channel
Mode A except where otherwise specified
AD7768
Eight channels active
Fast Mode
AVDD1 Current
Reference precharge buffers off/on
36/57.5
40/64
mA
AVDD2 Current
37.5
40
mA
IOVDD Current
Wideband filter
63
69
mA
Sinc5 filter
26
28.4
mA



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com