Electronic Components Datasheet Search
  English  ▼

X  

M68HC08 Datasheet(PDF) 144 Page - Freescale Semiconductor, Inc

Part # M68HC08
Description  Microcontrollers
PDF  288 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

M68HC08 Datasheet(HTML) 144 Page - Freescale Semiconductor, Inc

Back Button M68HC08 Datasheet HTML 140Page - Freescale Semiconductor, Inc M68HC08 Datasheet HTML 141Page - Freescale Semiconductor, Inc M68HC08 Datasheet HTML 142Page - Freescale Semiconductor, Inc M68HC08 Datasheet HTML 143Page - Freescale Semiconductor, Inc M68HC08 Datasheet HTML 144Page - Freescale Semiconductor, Inc M68HC08 Datasheet HTML 145Page - Freescale Semiconductor, Inc M68HC08 Datasheet HTML 146Page - Freescale Semiconductor, Inc M68HC08 Datasheet HTML 147Page - Freescale Semiconductor, Inc M68HC08 Datasheet HTML 148Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 144 / 288 page
background image
Timer Interface Module (TIM)
Data Sheet
MC68HC908BD48 — Rev. 2.1
144
Timer Interface Module (TIM)
Freescale Semiconductor
NOTE:
Before enabling a TIM channel register for input capture operation, make
sure that the TCHx pin is stable for at least two bus clocks.
TOVx — Toggle-On-Overflow Bit
When channel x is an output compare channel, this read/write bit
controls the behavior of the channel x output when the TIM counter
overflows. When channel x is an input capture channel, TOVx has no
effect. Reset clears the TOVx bit.
1 = Channel x pin toggles on TIM counter overflow.
0 = Channel x pin does not toggle on TIM counter overflow.
NOTE:
When TOVx is set, a TIM counter overflow takes precedence over a
channel x output compare if both occur at the same time.
CHxMAX — Channel x Maximum Duty Cycle Bit
When the TOVx bit is at logic one, setting the CHxMAX bit forces the
duty cycle of buffered and unbuffered PWM signals to 100%. As
Figure 10-7 shows, the CHxMAX bit takes effect in the cycle after it
is set or cleared. The output stays at the 100% duty cycle level until
the cycle after CHxMAX is cleared.
Table 10-4. Mode, Edge, and Level Selection
MSxB
MSxA
ELSxB
ELSxA
Mode
Configuration
X0
0
0
Output
Preset
Pin under Port Control;
Initial Output Level High
X1
0
0
Pin under Port Control;
Initial Output Level Low
00
0
1
Input
Capture
Capture on Rising Edge Only
0
0
1
0
Capture on Falling Edge Only
0
0
1
1
Capture on Rising or Falling Edge
01
0
1
Output
Compare
or PWM
Toggle Output on Compare
0
1
1
0
Clear Output on Compare
0
1
1
1
Set Output on Compare
1X
0
1
Buffered
Output
Compare or
Buffered
PWM
Toggle Output on Compare
1
X
1
0
Clear Output on Compare
1
X
1
1
Set Output on Compare



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com