PM5342 datasheet(60/558 Pages) PMC

60 / 558 page

PM5342 SPECTRA-155

DATA SHEET

PMC-970133

ISSUE 4

SONET/SDH PAYLOAD EXTRACTOR/ALIGNER

PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE

Pin Name

Type

No.

Function

RLD

Output

R20

The receive line DCC (RLD) signal contains the

line data communications channel (D4 - D12)

extracted from the incoming stream. RLD is

updated on the falling edge of RLDCLK.

ROHCLK

Tristate

Output

P19

The receive overhead clock (ROHCLK) can be

selected to clock out either the section

orderwire (E1), the line orderwire (E2), the line

user channel (F1) or the automatic protection

switch channel (K1, K2). Selection of the

receive overhead clock is made using the

ROHSEL bits in the SPECTRA-155 Receive

Overhead Output Control register.

When either orderwire or user channel clocks

are selected, ROHCLK is a 64 KHz clock used

to update the ROH output. If selected using the

R64SEL bit in the SPECTRA-155 Receive

Overhead Output Control register, ROHCLK is

generated by gapping a 72 KHz clock;

otherwise, ROHCLK is not gapped.

When the receive automatic protection switch

channel clock is selected, ROHCLK is a 128

KHz clock used to update the ROH output.

ROHCLK is generated by gapping a 144 KHz

clock.

ROHCLK can be tristate using the TRIS_OHB

input and the ROH_TS bit in the SPECTRA-155

Receive Overhead Output Control register. On

reset, ROHCLK will be tristate if TRIS_OHB is

low.

PM5342 Datasheet(PDF) 60 Page - PMC-Sierra, Inc

PM5342 Datasheet(HTML) 60 Page - PMC-Sierra, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL