Electronic Components Datasheet Search
  English  ▼

X  

PM5342 Datasheet(PDF) 89 Page - PMC-Sierra, Inc

Part # PM5342
Description  SONET/SDH PAYLOAD EXTRACTOR/ALIGNER
PDF  558 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM5342 Datasheet(HTML) 89 Page - PMC-Sierra, Inc

Back Button PM5342 Datasheet HTML 85Page - PMC-Sierra, Inc PM5342 Datasheet HTML 86Page - PMC-Sierra, Inc PM5342 Datasheet HTML 87Page - PMC-Sierra, Inc PM5342 Datasheet HTML 88Page - PMC-Sierra, Inc PM5342 Datasheet HTML 89Page - PMC-Sierra, Inc PM5342 Datasheet HTML 90Page - PMC-Sierra, Inc PM5342 Datasheet HTML 91Page - PMC-Sierra, Inc PM5342 Datasheet HTML 92Page - PMC-Sierra, Inc PM5342 Datasheet HTML 93Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 89 / 558 page
background image
PM5342 SPECTRA-155
DATA SHEET
PMC-970133
ISSUE 4
SONET/SDH PAYLOAD EXTRACTOR/ALIGNER
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE
67
Pin Name
Pin
Type
PIN
No.
Function
SS[30]/
GC1J1V1
Output D8
The GENERATED bus composite timing signal
(GC1J1V1) identifies the frame, payload and
tributary multiframe boundaries on the
GENERATED data bus GD[1:0]. GC1J1V1
pulses high with the GENERATED bus payload
active signal (GPL) set low to mark the first
STS-1 (STM-0/AU3) Identification byte or
equivalently the STM identification byte (C1).
GC1J1V1 pulses high with GPL set high to
mark the path trace byte (J1). The GC1J1V1
signal pulses high on the V1 byte to indicate
tributary multiframe boundaries. Since the
GENERATED bus is expected to have fixed
timing relationship with the ADD bus, access
modules may use GC1J1V1 to located the
frame, payload and tributary multiframe
boundaries on the ADD bus. GC1J1V1 is
updated on the rising edge of ACK.
SS[31]/GDP
Output C7
The GENERATED bus data parity signal (GDP)
indicates the parity of the GENERATED bus
signals. The GENERATED data bus (GD[1:0])
is always included in parity calculations. The
internal register bits control the inclusion of the
GPL and GC1J1V1 signals in parity calculation
and the sense (odd/even) of the parity. GDP is
updated on the rising edge of ACK.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com