Electronic Components Datasheet Search
  English  ▼

X  

PM5366-PI Datasheet(PDF) 228 Page - PMC-Sierra, Inc

Part # PM5366-PI
Description  HIGH DENSITY 84/63 CHANNEL VT/TU MAPPER AND M13 MULTIPLEXER
PDF  267 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM5366-PI Datasheet(HTML) 228 Page - PMC-Sierra, Inc

Back Button PM5366-PI Datasheet HTML 224Page - PMC-Sierra, Inc PM5366-PI Datasheet HTML 225Page - PMC-Sierra, Inc PM5366-PI Datasheet HTML 226Page - PMC-Sierra, Inc PM5366-PI Datasheet HTML 227Page - PMC-Sierra, Inc PM5366-PI Datasheet HTML 228Page - PMC-Sierra, Inc PM5366-PI Datasheet HTML 229Page - PMC-Sierra, Inc PM5366-PI Datasheet HTML 230Page - PMC-Sierra, Inc PM5366-PI Datasheet HTML 231Page - PMC-Sierra, Inc PM5366-PI Datasheet HTML 232Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 228 / 267 page
background image
PRELIMINARY
PM5366 TEMAP-84
DATASHEET
PMC-2010672
ISSUE 1
HIGH DENSITY 84/63 CHANNEL VT/TU MAPPER
AND M13 MULTIPLEXER
PROPRIETARY AND CONFIDENTIAL
216
The LAC1 signal is updated on the rising edge of LREFCLK. It is output during
when the TEMAP-84 is outputing valid tributary data onto the ADD bus. It is
asserted high for all bytes making up a tributary and is asserted low during
overhead bytes.
Figure 56
- Telecom ADD Bus Timing - Locked STS-1 SPEs / AU3 VCs
LREFCLK
••••
LAC1
LAC1J1V1
LAPL
Implicit location
of STS-1 SPE
J1 bytes
LADATA[7:0]
A2C1 C1 C1
H1 H1 H2 H2 H2 H3
H3
H1
H3
No stuff events possible
V1 byte VT #1, STS-1 #1
V5 byte VT #1, STS-1 #2
J1 J1 J1 V1 V1 V1 V1 V1 V1 V1
V1 byte VT #1, STS-1 #2
V1 byte VT #1, STS-1 #3
V5
V1 bytes VT #2
J2
J2 byte VT #1, STS-1 #1
LAOE
Figure 57 shows the function of the TEMAP-84 telecom ADD bus when operating
in AU4 mode. In AU4 mode, the position of the single J1 byte and the VC4 is
implicitly defined by the LAC1 byte position. The VC4 is defined to be aligned to
the AU4 transport envelope such that the J1 byte occupies the first available
payload byte after the C1 byte. No pointer justification events take place on the
ADD bus. LAC1J1V1 pulses high to mark the first C1 byte, the J1 byte and the
third byte after J1 of the first tributary in the AU4 stream. LAPL identifies the
payload bytes on LADATA[7:0].



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com