Electronic Components Datasheet Search
  English  ▼

X  

PM5366-PI Datasheet(PDF) 163 Page - PMC-Sierra, Inc

Part # PM5366-PI
Description  HIGH DENSITY 84/63 CHANNEL VT/TU MAPPER AND M13 MULTIPLEXER
PDF  267 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM5366-PI Datasheet(HTML) 163 Page - PMC-Sierra, Inc

Back Button PM5366-PI Datasheet HTML 159Page - PMC-Sierra, Inc PM5366-PI Datasheet HTML 160Page - PMC-Sierra, Inc PM5366-PI Datasheet HTML 161Page - PMC-Sierra, Inc PM5366-PI Datasheet HTML 162Page - PMC-Sierra, Inc PM5366-PI Datasheet HTML 163Page - PMC-Sierra, Inc PM5366-PI Datasheet HTML 164Page - PMC-Sierra, Inc PM5366-PI Datasheet HTML 165Page - PMC-Sierra, Inc PM5366-PI Datasheet HTML 166Page - PMC-Sierra, Inc PM5366-PI Datasheet HTML 167Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 163 / 267 page
background image
PRELIMINARY
PM5366 TEMAP-84
DATASHEET
PMC-2010672
ISSUE 1
HIGH DENSITY 84/63 CHANNEL VT/TU MAPPER
AND M13 MULTIPLEXER
PROPRIETARY AND CONFIDENTIAL
151
Table 14
- Indexing for 2.048 Mbit/s Tributaries
SBI Bus
SPE, LINK
Telecom Bus
TUG-3, TUG-2,
TU12
M13
DS3, DS2, E1
1,1
1,1,1
1,1,1
1,2
1,2,1
1,1,2
1,3
1,3,1
1,1,3
1,4
1,4,1
1,2,1
1,5
1,5,1
1,2,2
1,6
1,6,1
1,2,3
1,7
1,7,1
1,3,1
1,8
1,1,2
1,3,2
1,9
1,2,2
1,3,3
1,10
1,3,2
1,4,1
1,11
1,4,2
1,4,2
1,12
1,5,2
1,4,3
1,13
1,6,2
1,5,1
1,14
1,7,2
1,5,2
1,15
1,1,3
1,5,3
1,16
1,2,3
1,6,1
1,17
1,3,3
1,6,2
1,18
1,4,3
1,6,3
1,19
1,5,3
1,7,1
1,20
1,6,3
1,7,2
1,21
1,7,3
1,7,3
2,1
2,1,1
2,1,1
...
...
...
12.2 Clock and Frame Synchronization Constraints
Depending on the modes of operation utilized, some coordination between
LREFCLK, SREFCLK, LAC1, LDC1J1V1, SDC1FP and SAC1FP is required.
Specifically, tighter constraints must be respected when supporting transparent
virtual tributaries (TVTs) or 77.76 MHz buses.
The following only applies when using the Telecom Bus. LREFCLK may be tied
low when support is limited to DS3/E3 serial line interfaces.
12.2.1 SBI and Telecom Buses Both 19.44 MHz
The rising and falling edges of LREFCLK must be aligned with a tolerance of +/-
10ns to the corresponding edges of SREFCLK.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com