Electronic Components Datasheet Search
  English  ▼

X  

PM7344 Datasheet(PDF) 222 Page - PMC-Sierra, Inc

Part # PM7344
Description  SATURN QUAD T1/E1 MULTI-PHY USER NETWORK INTERFACE DEVICE
PDF  293 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM7344 Datasheet(HTML) 222 Page - PMC-Sierra, Inc

Back Button PM7344 Datasheet HTML 218Page - PMC-Sierra, Inc PM7344 Datasheet HTML 219Page - PMC-Sierra, Inc PM7344 Datasheet HTML 220Page - PMC-Sierra, Inc PM7344 Datasheet HTML 221Page - PMC-Sierra, Inc PM7344 Datasheet HTML 222Page - PMC-Sierra, Inc PM7344 Datasheet HTML 223Page - PMC-Sierra, Inc PM7344 Datasheet HTML 224Page - PMC-Sierra, Inc PM7344 Datasheet HTML 225Page - PMC-Sierra, Inc PM7344 Datasheet HTML 226Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 222 / 293 page
background image
PM7344 S/UNI-MPH
DATA SHEET
PMC-950449
ISSUE 6
MULTI-PHY USER NETWORK INTERFACE
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE
206
Registers 088H, 188H, 288H and 388H: TXCP Control
Bit
Type
Function
Default
Bit 7
R/W
HCSINS
0
Bit 6
R/W
HCSDQDB
0
Bit 5
R/W
HCSADD
0
Bit 4
R/W
FIFODP[1]
0
Bit 3
R/W
FIFODP[0]
0
Bit 2
R/W
SCR
0
Bit 1
R/W
DHCS
0
Bit 0
R/W
FIFORST
0
FIFORST:
The FIFORST bit is used to reset the transmit FIFO. When a logic 1 is
written to FIFORST, the FIFO is immediately emptied, and idle/unassigned
cells are transmitted. When a logic 0 is written to FIFORST, the transmit
FIFO operates normally.
DHCS:
The DHCS bit controls the insertion of header check sequence (HCS) errors
in the transmit stream. When a logic 1 is written to DHCS, a single HCS error
is inserted in each transmitted cell. When a logic 0 is written to DHCS, the
HCS is calculated and inserted normally.
SCR:
The SCR bit controls cell payload scrambling using the self synchronizing
polynomial x43 + 1. When a logic 1 is written to SCR, payload scrambling is
enabled. When a logic 0 is written to SCR, payloads are transmitted
unscrambled.
FIFODP[1:0]:
The FIFODP[1:0] bits determine the transmit FIFO cell depth. FIFO depth
control may be important in systems where the cell latency through the
S/UNI-MPH must be minimized. When the FIFO is filled to the specified
depth, the transmit FIFO full signal, TCA[x] is logic 0. TCA[x] is asserted only
after a complete cell has been read out; therefore, the current cell being read
is included in the count. The selectable FIFO cell depths are shown in the
following table:



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com