Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

TAS3204 Datasheet(PDF) 67 Page - Texas Instruments

Click here to check the latest version.
Part # TAS3204
Description  AUDIO DSP WITH ANALOG INTERFACE
PDF  72 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TAS3204 Datasheet(HTML) 67 Page - Texas Instruments

Back Button TAS3204 Datasheet HTML 63Page - Texas Instruments TAS3204 Datasheet HTML 64Page - Texas Instruments TAS3204 Datasheet HTML 65Page - Texas Instruments TAS3204 Datasheet HTML 66Page - Texas Instruments TAS3204 Datasheet HTML 67Page - Texas Instruments TAS3204 Datasheet HTML 68Page - Texas Instruments TAS3204 Datasheet HTML 69Page - Texas Instruments TAS3204 Datasheet HTML 70Page - Texas Instruments TAS3204 Datasheet HTML 71Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 67 / 72 page
background image
www.ti.com
TAS3204
AUDIO DSP
WITH ANALOG INTERFACE
SLES197 – APRIL 2007
Table 9-25. Extended Special Fucntion Registers (ESFR) (continued)
ESFR
MAPPED_TO
NO. OF
DIRECTION
CONNECTING
REGISTER TYPE
DESCRIPTION
BITS
BLOCK
1-bit asynchronous rstz
Write enable signal to the audio DSP
D8(4)
micro_wr_en_i_t
1
OUT
DSP
positive edge triggered
coefficients and DATA RAMs
Reset low
1-bit asynchronous rstz
Sets the DSP in host mode. Microprocessor
D8(5)
host_DSP_o
1
OUT
DSP
positive edge triggered
is in control
Reset high
1-bit asynchronous rstz
Microprocessor notifies T/B block that bass
D8(6)
bass_data_ready_o
1
OUT
T/B
positive edge triggered
data has been processed and is ready.
Reset low
1-bit asynchronous rstz
Microprocessor notifies T/B block that treble
D8(7)
treble_data_ready_o
1
OUT
T/B
positive edge triggered
data has been processed and is ready.
Reset low
Audio DSP coefficient/data
00
(Depending on address bit 10)
2-bit asynchronous rstz
01
Audio DSP instruction
D9
MEM_SEL
2
OUT
MICRO DAP
positive edge triggered
Reset low
10
Microprocessor instruction
11
Reserved
1-bit asynchronous rstz
Select Master or Slave mode by switching
FC
i2c_ms_ctl
1
OUT
positive edge triggered
I2C
mux
Reset low
1-bit asynchronous rstz
Changes source from microprocessor
FD
pc_source
1
OUT
positive edge triggered
program ROM to microprocessor program
Reset low
RAM
1-bit asynchronous rstz
Expected to toggle high, then low, to inspire
FE
sap_en_t
1
OUT
SAP
positive edge triggered
a recent SAP change to activate.
Reset Low
Submit Documentation Feedback
67
I2C Register Map



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com