| Electronic Components Datasheet Search |
|
ADV3000 Datasheet(PDF) 19 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADV3000 Datasheet(HTML) 19 Page - Analog Devices |
|
19 / 28 page ![]() ADV3000 Rev. 0 | Page 19 of 28 PARALLEL INTERFACE CONFIGURATION REGISTERS The parallel interface configuration registers can be directly set using the PP_EN, PP_CH[1:0], PP_EQ, PP_PRE[1:0], and PP_OCL pins. This interface is only accessible after the part is reset and before any registers are accessed using the serial control interface. The state of each pin is set by tying it to 3.3 V (Logic 1) or 0 V (Logic 0). Table 18. Parallel Interface Register Map Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 High speed switch enable High speed source select High Speed Device Modes PP_EN 0 0 0 0 PP_CH[1] PP_CH[0] Auxiliary switch enable Auxiliary switch source select Auxiliary Device Modes 1 0 0 0 0 PP_CH[1] PP_CH[0] Input termination on/off select (termination always on) Receiver Settings 1 Source A and Source B input termination pulse-on-source switch select (termination always on) Input Termination Pulse 1 0 0 0 0 0 0 0 0 Source C input termination pulse-on-source switch select (termination always on) Input Termination Pulse 2 0 0 0 0 0 0 0 0 Source A and Source B input equalization level select Receive Equalizer 1 PP_EQ PP_EQ PP_EQ PP_EQ PP_EQ PP_EQ PP_EQ PP_EQ Source C input equalization level select Receive Equalizer 2 PP_EQ PP_EQ PP_EQ PP_EQ Output pre-emphasis level select Output current level select Transmitter Settings PP_PE[1] PP_PE[0] PP_OCL HIGH SPEED DEVICE MODES REGISTER PP_EN: High Speed (TMDS) Channels Enable Bit Table 19. PP_EN Description PP_EN Description 0 High speed channels off, low power/standby mode 1 High speed channels on PP_CH[1:0]: High Speed (TMDS) Switch Source Select Bus Table 20. High Speed Switch Mode Mapping PP_CH[1:0] O[3:0] Description 00 A[3:0] High Speed Source A switched to output 01 B[3:0] High Speed Source B switched to output 10 C[3:0] High Speed Source C switched to output 11 Illegal Value AUXILIARY DEVICE MODES REGISTER The auxiliary (low speed) switch is always enabled when using the parallel interface. PP_CH[1:0]: Auxiliary Switch Source Select Bus Table 21. Auxiliary Switch Mode Mapping PP_CH[1:0] AUX_COM[3:0] Description 00 AUX_A[3:0] Auxiliary Source A switched to output 01 AUX_B[3:0] Auxiliary Source B switched to output 10 AUX_C[3:0] Auxiliary Source C switched to output 11 Illegal Value |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |