 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
TUSB1146 Datasheet(PDF) 43 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TUSB1146 Datasheet(HTML) 43 Page - Texas Instruments |
|
|
43 / 69 page  Table 7-12. USBC_EQ Register Field Descriptions Bit Field Type Reset Description 7-4 EQ2_SEL RH/W 0x0 If AEQ_EN = 0, this field selects EQ for USB3.1 RX2 receiver which faces the USB-C receptacle. When EQ_OVERRIDE = 0b, this field reflects the sampled state of EQ[1:0] pins. When EQ_OVERRIDE = 1b, software can change the EQ setting for RX2p/n pins based on value written to this field. When AEQ_EN = 1 and AEQ_MODE = x0, selects EQ setting for USB downstream facing port1 (RX2) when short channel is detected. Value programmed into this field can provide best Rx JTOL results for short channel configuration. 3-0 EQ1_SEL RH/W 0x0 If AEQ_EN = 0, this field selects EQ for USB3.1 RX1 receiver which faces the USB-C receptacle. When EQ_OVERRIDE = 0b, this field reflects the sampled state of EQ[1:0] pins. When EQ_OVERRIDE = 1b, software can change the EQ setting for RX1p/n pins based on value written to this field. When AEQ_EN = 1 and AEQ_MODE = x0, selects EQ setting for USB downstream facing port1 (RX1) when short channel is detected. Value programmed into this field can provide best Rx JTOL results for short channel configuration. 7.1.11 SS_EQ Register (Offset = 0x21) [reset = 0x0] SS_EQ is shown in Table 7-13. Return to the Summary Table. This register controls the receiver equalization setting for the UFP (SSTX). Table 7-13. SS_EQ Register Field Descriptions Bit Field Type Reset Description 7-4 RESERVED R 0x0 Reserved 3-0 SSEQ_SEL RH/W 0x0 This field selects EQ for USB3.1 SSTX receiver which faces the USB host. When EQ_OVERRIDE = 0b, this field reflects the sampled state of SSEQ[1:0] pins. When EQ_OVERRIDE = 1b, software can change the EQ setting for SSTXp/n pins based on value written to this field. 7.1.12 USB3_MISC Register (Offset = 0x22) [reset = 0x44] USB3_MISC is shown in Table 7-14. Return to the Summary Table. Table 7-14. USB3_MISC Register Field Descriptions Bit Field Type Reset Description 7 RXD_START_TERM R/W 0x0 Termination setting at start of RX detection following warm reset and at entry to SS.Inactive. 0x0 = Maintain termination. Same as tusb1046 0x1 = Turn off termination. Avoid compliance failures due to race between local and remote rxd in case of disconnect. If connection remains next state was polling regardless. www.ti.com TUSB1146-Q1 SLLSFZ7 – FEBRUARY 2025 Copyright © 2025 Texas Instruments Incorporated Submit Document Feedback 43 Product Folder Links: TUSB1146-Q1 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
