| Electronic Components Datasheet Search |
|
ADE9178 Datasheet(PDF) 100 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADE9178 Datasheet(HTML) 100 Page - Analog Devices |
|
100 / 122 page ![]() Data Sheet ADE9178 REGISTER DETAILS: ADE9178 analog.com Rev. A | 100 of 122 Table 34. ADE9178 Register Details (Continued) Addr Name Bits Bit Name Settings Description Reset Access swell condition, as calculated by RMSONE. 13 AISWELLONE Phase A Current Swell Condition Detected. This bit is set when the phase A current is in the swell condition and is zero when it is not in a swell condition, as calculated by RMSONE. 0x0 R/W1C 12 AVSWELLONE Phase A Voltage Swell Condition Detected. This bit is set when the phase A voltage is in the swell condition and is zero when it is not in a swell condition, as calculated by RMSONE. 0x0 R/W1C 11 AUX5DIPONE Auxiliary 5 Channel Dip Condition Detected. This bit is set when the AUX5 channel is in the dip condition and is zero when it is not in a dip condition, as calculated by RMSONE. 0x0 R/W1C 10 AUX4DIPONE Auxiliary 4 Channel Dip Condition Detected. This bit is set when the AUX4 channel is in the dip condition and is zero when it is not in a dip condition, as calculated by RMSONE. 0x0 R/W1C 9 AUX3DIPONE Auxiliary 3 Channel Dip Condition Detected. This bit is set when the AUX3 channel is in the dip condition and is zero when it is not in a dip condition, as calculated by RMSONE. 0x0 R/W1C 8 AUX2DIPONE Auxiliary 2 Channel Dip Condition Detected. This bit is set when the AUX2 channel is in the dip condition and is zero when it is not in a dip condition, as calculated by RMSONE. 0x0 R/W1C 7 AUX1DIPONE Auxiliary 1 Channel Dip Condition Detected. This bit is set when the AUX1 channel is in the dip condition and is zero when it is not in a dip condition, as calculated by RMSONE. 0x0 R/W1C 6 AUX0DIPONE Auxiliary 0 Channel Dip Condition Detected. This bit is set when the AUX0 channel is in the dip condition and is zero when it is not in a dip condition, as calculated by RMSONE. 0x0 R/W1C 5 CIDIPONE Phase C Current Dip Condition Detected. This bit is set when the phase C current is in the 0x0 R/W1C |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |