Electronic Components Datasheet Search
  English  ▼

X  

SY75608 Datasheet(PDF) 15 Page - Microchip Technology

Part # SY75608
Description  8 or 12 Output Ultra-Low Additive Jitter
PDF  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

SY75608 Datasheet(HTML) 15 Page - Microchip Technology

Back Button SY75608 Datasheet HTML 11Page - Microchip Technology SY75608 Datasheet HTML 12Page - Microchip Technology SY75608 Datasheet HTML 13Page - Microchip Technology SY75608 Datasheet HTML 14Page - Microchip Technology SY75608 Datasheet HTML 15Page - Microchip Technology SY75608 Datasheet HTML 16Page - Microchip Technology SY75608 Datasheet HTML 17Page - Microchip Technology SY75608 Datasheet HTML 18Page - Microchip Technology SY75608 Datasheet HTML 19Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 15 / 44 page
background image
2021 - 2023 Microchip Technology Inc. and its subsidiaries
DS20006363D-page 15
SY75608/612
3.0
PIN DESCRIPTIONS
All device inputs and outputs are LPHCSL unless described otherwise. The Type column uses the following symbols:
• I: Input
• IPU: Input with 100 kΩ internal pull-up resistor
• IPD: Input with 100 kΩ internal pull-down resistor
• O: Output
• I/OOD: Input/Open-Drain Output
• NC: No Connect
• P: Power Supply
The descriptions of the pins are listed in Table 3-1 and Table 3-2.
TABLE 3-1:
SY75608 PIN FUNCTION TABLE
Pin Number
Pin Name
Pin Type
Description
16
IN0_p
I
Differential/Single Ended References 0 and 1
Input frequency range >0 Hz to 250 MHz
Note: >0 Hz means frequency higher than DC. Output Enable control
pins (OEnb) need four clock cycles before the corresponding output get
enabled/disable. This feature ensures glitch free transition of the outputs.
17
IN0_n
21
IN1_p
20
IN1_n
1
OUT0_p
O
Ultra-Low Additive Jitter Differential LPHCSL Outputs 0 to 7
Output frequency range >0 Hz to 250 MHz
In I2C bus controlled mode (SEL pin pulled high) output enable is
controlled via internal registers
In Hardware control mode (SEL pin pulled low) output enable is
controlled by OE_n pins.
2
OUT0_n
4
OUT1_p
5
OUT1_n
8
OUT2_p
9
OUT2_n
11
OUT3_p
12
OUT3_n
25
OUT4_p
26
OUT4_n
28
OUT5_p
29
OUT5_n
32
OUT6_p
33
OUT6_n
35
OUT7_p
36
OUT7_n
45
IN_SEL0
/I2C_SA_0
IPD
Input Select 0 or I2C Address
When SEL pin is low, this pin is Input Select 0 hardware control input.
When SEL pin is high, this pin together with pin 44 provides address for
I2C Bus. This pin is pulled down with 100 kΩ resistor.
IN_SEL1
IN_SEL0
OUTN
0
0
Input 0 (IN0)
0
1
Input 1 (IN1)
1
0
Crystal Oscillator or Overdrive
1
1
Crystal Bypass
44
IN_SEL1
/I2C_SA_1
IPD
Input Select 1 or Serial Interface Input
When SEL pin is low, this pin is Input Select 1 hardware control pin.
When SEL pin is high, this pin together with pin 45 provides address for
I2C Bus. This pin is pulled down with 100 kΩ resistor.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com