LP5523 datasheet(38/61 Pages) TI2

38 / 61 page

LP5523

SNVS550E – SEPTEMBER 2009 – REVISED JANUARY 2017

www.ti.com

Product Folder Links: LP5523

Submit Documentation Feedback

4F PROG MEM PAGE SELECT

•

4F — Bits [2:0] — PAGE_SEL

–

These bits select the program memory page. The program memory is divided into six pages of 16

instructions; thus, the total amount of the program memory is 96 instructions.

70H ENG1 MAPPING MSB

•

Valid engine 1-to-LED -mapping information can be read from ENG1 MAPPING register.

•

70H — Bit [7] GPO

–

1 = GPO pin is mapped to the program execution engine 1.

–

0 = GPO pin non-mapped to the program execution engine 1.

•

70H — Bit [0] D9

–

1 = D9 pin is mapped to the program execution engine 1.

–

0 = D9 pin non-mapped to the program execution engine 1.

71H ENG1 MAPPING LSB

•

71H — Bit [7] D8

–

1 = D8 pin is mapped to the program execution engine 1.

–

0 = D8 pin non-mapped to the program execution engine 1.

•

71H — Bit [6] D7

–

1 = D7 pin is mapped to the program execution engine 1.

–

0 = D7 pin non-mapped to the program execution engine 1.

•

71H — Bit [5] D6

–

1 = D6 pin is mapped to the program execution engine 1.

–

0 = D6 pin non-mapped to the program execution engine 1.

•

71H — Bit [4] D5

–

1 = D5 pin is mapped to the program execution engine 1.

–

0 = D5 pin non-mapped to the program execution engine 1.

•

71H — Bit [3] D4

–

1 = D4 pin is mapped to the program execution engine 1.

–

0 = D4 pin non-mapped to the program execution engine 1.

•

71H — Bit [2] D3

–

1 = D3 pin is mapped to the program execution engine 1.

–

0 = D3 pin non-mapped to the program execution engine 1.

•

71H — Bit [1] D2

–

1 = D2 pin is mapped to the program execution engine 1.

–

0 = D2 pin non-mapped to the program execution engine 1.

•

71H — Bit [0] D1

–

1 = D1 pin is mapped to the program execution engine 1.

–

0 = D1 pin non-mapped to the program execution engine 1.

72H ENG2 MAPPING MSB

•

Valid engine 2-to-LED-mapping information can be read from ENG2 MAPPING register.

•

72H — Bit [7] GPO

–

See description above for ENG1 MAPPING register.

•

72H — Bit [0] D9

–

See previous description for ENG1 MAPPING register.

73H ENG2 MAPPING LSB

•

73H — Bit [7] D8 to Bit [0] D1

•

See previous description for ENG1 MAPPING register.

74H ENG3 MAPPING MSB

•

Valid engine 3-to-LED -mapping information can be read from ENG3 MAPPING register.

LP5523 Datasheet(PDF) 38 Page - Texas Instruments

LP5523 Datasheet(HTML) 38 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61

Datasheet Download

Link URL