Electronic Components Datasheet Search
  English  ▼

X  

TPS40021 Datasheet(PDF) 13 Page - Texas Instruments

Part # TPS40021
Description  LOW PIN COUNT, LOW VIN (2.5 V TO 5.5 V) SYNCHRONOUS BUCK DC-TO-DC CONTROLLER WITH ENABLE
PDF  39 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI2 [Texas Instruments]
Direct Link  https://www.ti.com
Logo TI2 - Texas Instruments

TPS40021 Datasheet(HTML) 13 Page - Texas Instruments

Back Button TPS40021 Datasheet HTML 9Page - Texas Instruments TPS40021 Datasheet HTML 10Page - Texas Instruments TPS40021 Datasheet HTML 11Page - Texas Instruments TPS40021 Datasheet HTML 12Page - Texas Instruments TPS40021 Datasheet HTML 13Page - Texas Instruments TPS40021 Datasheet HTML 14Page - Texas Instruments TPS40021 Datasheet HTML 15Page - Texas Instruments TPS40021 Datasheet HTML 16Page - Texas Instruments TPS40021 Datasheet HTML 17Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 39 page
background image
www.ti.com
Output Short Circuit Protection
Selecting the Short Circuit Current Limit Threshold
Synchronous Rectification and Gate Drive
TPS40040, TPS40041
SLUS700D – MARCH 2006 – REVISED DECEMBER 2007
To minimize circuit losses, the TPS40040/1 uses the RDS(on) of the upper MOSFET switch as the current sensing
element. The current limit comparator, initially blanked during the first portion of each switching cycle, senses the
voltage across the high-side MOSFET when it is fully ON. This voltage is compared to an internally selected
short circuit current (SCC) limit threshold voltage. If the comparator senses a voltage drop across the high-side
MOSFET greater than the SCC limit threshold, it outputs an OC pulse. This terminates the current PWM pulse
preventing further current ramp-up, and sets the fault counter to count up one count on the next clock cycle.
Similarly, if no OC pulse is detected, the fault counter decrements by one count. If seven OC pulses are
summed, a fault condition is declared and the upper switch of the PWM output of the chip is immediately
disabled (turned OFF) and remains that way until the fault time-out period has elapsed. Both HDRV and LDRV
drivers are kept OFF during the fault time-out.
The fault time-out period is determined by cycling through seven internal soft-start time periods. At the end of the
fault time-out period, startup is attempted again.
The main purpose is for hard fault protection of the power switches. The internal SCC voltage has a positive
temperature coefficient designed to improve the short circuit threshold tolerance variation with temperature.
However, given the tolerance of the voltage thresholds and the RDS(on) range for a MOSFET, it is possible to
apply a load that thermally damages the external MOSFETs.
The TPS40040/1 uses one of three user selectable voltage thresholds. During the calibration interval at power on
or enable (Figure 19), the TPS40040/1 monitors the current out of the COMP pin and selects a threshold based
on the sensed value. If the current is zero; that is, no resistor is connected between COMP and GND, then the
threshold voltage level is 180 mV. If a 2.4-k
Ω resistor is connected between COMP and GND, then the threshold
voltage level is 105 mV. If a 12-k
Ω resistor is connected between COMP and GND, then the threshold voltage is
310 mV.
Once calibration is complete, the selected SCP threshold level is latched into place and remains constant. In
addition, the sensing circuits on COMP pin during calibration are disconnected from the COMP pin, and soft start
is allowed to begin.
In a buck converter, when the upper switch MOSFET turns off, current is flowing in the inductor to the load. This
current cannot be stopped immediately without using infinite voltage. To give this current a path to flow and
maintain voltage levels at a safe level, a rectifier or catch device is used. This device can be either a diode, or it
can be a controlled active device. The TPS40040/1 provides a signal to drive an N-channel MOSFET as a
synchronous rectifier (SR). This control signal is carefully coordinated with the drive signal for the main switch so
that there is minimum dead time from the time that the SR turns OFF and the upper switch MOSFET turns ON,
and minimum delay from when the upper switch MOSFET turns OFF and the SR turns ON.
NOTE:
The longer the time spent in diode conduction during the rectifier conduction period,
the lower the converter efficiency.
The drivers for the external HDRV and LDRV MOSFETs are capable of driving a gate to source voltage of
approximately 5 V. At VDD = 5 V, the drivers are capable of driving MOSFETs appropriate for a 15-A converter.
The LDRV driver switches between VDD and ground, while HDRV driver is referenced to SW and switches
between BOOT and SW. The drivers have non-overlapping timing that is governed by an adaptive delay circuit
that minimizes body diode conduction in the synchronous rectifier.
Copyright © 2006–2007, Texas Instruments Incorporated
13
Product Folder Link(s): TPS40040 TPS40041



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com