Electronic Components Datasheet Search
  English  ▼

X  

OPA694 Datasheet(PDF) 3 Page - Texas Instruments

Part # OPA694
Description  Triple, Ultra-Wideband, Current-Feedback OPERATIONAL AMPLIFIER with Disable
PDF  37 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI2 [Texas Instruments]
Direct Link  https://www.ti.com
Logo TI2 - Texas Instruments

OPA694 Datasheet(HTML) 3 Page - Texas Instruments

  OPA694 Datasheet HTML 1Page - Texas Instruments OPA694 Datasheet HTML 2Page - Texas Instruments OPA694 Datasheet HTML 3Page - Texas Instruments OPA694 Datasheet HTML 4Page - Texas Instruments OPA694 Datasheet HTML 5Page - Texas Instruments OPA694 Datasheet HTML 6Page - Texas Instruments OPA694 Datasheet HTML 7Page - Texas Instruments OPA694 Datasheet HTML 8Page - Texas Instruments OPA694 Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 37 page
background image
ELECTRICAL CHARACTERISTICS: VS = ±5V
OPA3695
www.ti.com ............................................................................................................................................... SBOS355A – APRIL 2008 – REVISED SEPTEMBER 2008
Boldface limits are tested at +25°C.
At RF = 402Ω, RL = 100Ω, and G = +8, unless otherwise noted.
OPA3695
TYP
MIN/MAX OVER TEMPERATURE
0°C to
–40°C to
MIN/
TEST
PARAMETER
CONDITIONS
+25°C
+25°C
(2)
70°C
(3)
+85°C
(3)
UNITS
MAX
LEVEL
(1)
AC PERFORMANCE (see Figure 1)
Small-signal bandwidth (VO = 0.5VPP)
G = +1, RF = 909Ω
1000
MHz
typ
C
G = +2, RF = 604Ω
900
MHz
typ
C
G = +8, RF = 402Ω
450
400
MHz
min
B
G = +16, RF = 249Ω
340
MHz
typ
C
Bandwidth for 0.2dB gain flatness
G = +2, VO = 0.5VPP, RF = 604Ω
320
MHz
min
B
Peaking at a gain of +1
RF = 523Ω, VO = 0.5VPP
4.6
5.4
dB
max
B
Large-signal bandwidth
G = +2, VO = 2VPP
600
MHz
typ
C
G = +8, VO = 4VPP
450
MHz
typ
C
Slew rate
G = +2, VO = 2V step
2400
V/
µs
typ
C
G = –8, VO = 4V step
4300
3700
V/
µs
min
B
G = +8, VO = 4V step
2900
2600
V/
µs
min
B
Rise-and-fall time
G = +2, VO = 4V step
1.0
ns
typ
C
G = +8, VO = 0.5V step
0.8
ns
typ
C
G = +8, VO = 4V step
1.0
ns
typ
C
Settling time to 0.02%
G = +8, VO = 2V step
16
ns
typ
C
Settling time to 0.1%
G = +8, VO = 2V step
10
ns
typ
C
Harmonic distortion
G = +8, f = 10MHz, VO = 2VPP
2nd harmonic
RL = 100Ω
–65
–62
dBc
max
B
RL ≥ 500Ω
–78
–76
dBc
max
B
3rd harmonic
RL = 100Ω
–86
–84
dBc
max
B
RL ≥ 500Ω
–86
–82
dBc
max
B
2nd harmonic
G = +2, f = 10MHz, RL = 100Ω
–74
dBc
typ
C
3rd harmonic
G = +2, f = 10MHz, RL = 100Ω
–74
dBc
typ
C
Input voltage noise
f > 1MHz
1.8
2
nV/
√Hz
max
B
Noninverting input current noise
f > 1MHz
18
19
pA/
√Hz
max
B
Inverting input current noise
f > 1MHz
22
24
pA/
√Hz
max
B
G = +2, NTSC, VO = 1.4VPP,
Differential gain
0.04
%
typ
C
RL = 150Ω
G = +2, NTSC, VO = 1.4VPP,
Differential phase
0.007
degrees
typ
C
RL = 150Ω
All hostile, G = +8, f = 10MHz,
Crosstalk
–55
dB
typ
C
VO = 2VPP
DC PERFORMANCE
(4)
Open-loop transimpedance gain (ZOL)
VO = 0V, RL = 100Ω
85
45
43
41
k
Ω
min
A
Input offset voltage
VCM = 0V
±0.3
±3.5
±4.0
±4.5
mV
max
A
Average offset voltage drift
VCM = 0V
±10
±15
µV/°C
max
B
Noninverting input bias current
VCM = 0V
+13
±30
±37
±41
µA
max
A
Average noninverting input bias current drift
VCM = 0V
150
180
nA/°C
max
B
Inverting input bias current
VCM = 0V
±20
±60
±66
±70
µA
max
A
Average inverting input bias current drift
VCM = 0V
±120
±160
nA/°C
max
B
INPUT
Common-mode input voltage range (CMIR)
(5)
±3.3
±3.1
±3.0
±3.0
V
min
A
Common-mode rejection ratio (CMRR)
VCM = 0V
56
51
50
50
dB
min
A
Noninverting input impedance
280 || 1.2
k
Ω || pF
typ
C
Inverting input resistance (RI)
Open-loop
33
Ω
typ
C
(1)
Test levels: (A) 100% tested at +25°C. Over temperature limits set by characterization and simulation. (B) Limits set by characterization
and simulation. (C) Typical value only for information.
(2)
Junction temperature = ambient for +25°C specifications.
(3)
Junction temperature = ambient at low temperature limits; junction temperature = ambient +48°C at high temperature limit for over
temperature specifications.
(4)
Current is considered positive out of pin.
(5)
Tested < 3dB below minimum specified CMRR at ±CMIR limits.
Copyright © 2008, Texas Instruments Incorporated
Submit Documentation Feedback
3
Product Folder Link(s): OPA3695



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com