6.15.2 SPI Timing Specifications

SPI is another host interface for WLAN. The CC330x device also supports shared SPI interface for both BLE and

WLAN.

6.15.2.1 SPI Timing Diagram

Figure 6-5. SPI Timing

6.15.2.2 SPI Timing Parameters

PARAMETER

DESCRIPTION

MIN

MAX

UNIT

fclock

Clock frequency, CLK

26

MHz

tHigh

High Period

10

ns

tLow

Low Period

10

tTLH

Rise time, CLK

3

tTHL

Fall time, CLK

3

tCSsu

CS Setup time, CS valid before CLK ↑

3

tISU

PICO, input valid before CLK ↑

3

tIH

PICO Hold time, input valid after CLK ↑

3

tDr, tDf - Active

Delay time, CLK ↑/↓ to output valid

2

10

tDr, tDf - Sleep

Delay time, CLK ↑/↓ to output valid

12

CL

Capacitive load on outputs

15

40

pF

www.ti.com

CC3301, CC3300

SWRS294D – MARCH 2023 – REVISED DECEMBER 2023

Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback

17

Product Folder Links: CC3301 CC3300