Electronic Components Datasheet Search
  English  ▼

X  

ADS1113 Datasheet(PDF) 8 Page - Texas Instruments

Part # ADS1113
Description  ADS1018 Ultrasmall, Low-Power, SPI™-Compatible, 12-Bit, Analog-to-Digital Converter With Internal Reference and Temperature Sensor
PDF  43 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI2 [Texas Instruments]
Direct Link  https://www.ti.com
Logo TI2 - Texas Instruments

ADS1113 Datasheet(HTML) 8 Page - Texas Instruments

Back Button ADS1113 Datasheet HTML 4Page - Texas Instruments ADS1113 Datasheet HTML 5Page - Texas Instruments ADS1113 Datasheet HTML 6Page - Texas Instruments ADS1113 Datasheet HTML 7Page - Texas Instruments ADS1113 Datasheet HTML 8Page - Texas Instruments ADS1113 Datasheet HTML 9Page - Texas Instruments ADS1113 Datasheet HTML 10Page - Texas Instruments ADS1113 Datasheet HTML 11Page - Texas Instruments ADS1113 Datasheet HTML 12Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 43 page
background image
SCLK
CS
DIN
DOUT
t
SCLK
t
CSSC
t
SPWH
t
DIHD
t
SPWL
t
CSDOZ
t
DOHD
t
DOPD
t
SCCS
t
SCSC
t
CSH
t
CSDOD
t
DIST
Hi-Z
Hi-Z
8
ADS1018
SBAS526D – NOVEMBER 2012 – REVISED SEPTEMBER 2019
www.ti.com
Product Folder Links: ADS1018
Submit Documentation Feedback
Copyright © 2012–2019, Texas Instruments Incorporated
(1)
CS can be tied low permanently in case the serial bus is not shared with any other device.
(2)
Holding SCLK low longer than 28 ms resets the SPI interface.
7.6 Timing Requirements: Serial Interface
over operating ambient temperature range and VDD = 2 V to 5.5 V (unless otherwise noted)
MIN
MAX
UNIT
tCSSC
Delay time, CS falling edge to first SCLK rising edge(1)
100
ns
tSCCS
Delay time, final SCLK falling edge to CS rising edge
100
ns
tCSH
Pulse duration, CS high
200
ns
tSCLK
SCLK period
250
ns
tSPWH
Pulse duration, SCLK high
100
ns
tSPWL
Pulse duration, SCLK low(2)
100
ns
28
ms
tDIST
Setup time, DIN valid before SCLK falling edge
50
ns
tDIHD
Hold time, DIN valid after SCLK falling edge
50
ns
tDOHD
Hold time, SCLK rising edge to DOUT invalid
0
ns
7.7 Switching Characteristics: Serial Interface
over operating ambient temperature range (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
tCSDOD
Propagation delay time,
CS falling edge to DOUT driven
DOUT load = 20 pF || 100 k
Ω to GND
100
ns
tDOPD
Propagation delay time,
SCLK rising edge to valid new DOUT
DOUT load = 20 pF || 100 k
Ω to GND
0
50
ns
tCSDOZ
Propagation delay time,
CS rising edge to DOUT high impedance
DOUT load = 20 pF || 100 k
Ω to GND
100
ns
Figure 1. Serial Interface Timing



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com