Electronic Components Datasheet Search
  English  ▼

X  

ADS5525 Datasheet(PDF) 32 Page - Texas Instruments

Part # ADS5525
Description  12-BIT, 170 MSPS ADC WITH DDR LVDS/CMOS OUTPUTS
PDF  60 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI2 [Texas Instruments]
Direct Link  https://www.ti.com
Logo TI2 - Texas Instruments

ADS5525 Datasheet(HTML) 32 Page - Texas Instruments

Back Button ADS5525 Datasheet HTML 28Page - Texas Instruments ADS5525 Datasheet HTML 29Page - Texas Instruments ADS5525 Datasheet HTML 30Page - Texas Instruments ADS5525 Datasheet HTML 31Page - Texas Instruments ADS5525 Datasheet HTML 32Page - Texas Instruments ADS5525 Datasheet HTML 33Page - Texas Instruments ADS5525 Datasheet HTML 34Page - Texas Instruments ADS5525 Datasheet HTML 35Page - Texas Instruments ADS5525 Datasheet HTML 36Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 32 / 60 page
background image
www.ti.com
APPLICATION INFORMATION
THEORY OF OPERATION
ANALOG INPUT
Resr
200 W
Lpkg
6nH
25 W
Sampling
Capacitor
Csamp
3.2pF
INP
INM
Cbond
2pF
50 W
Cpar1
0.8pF
Ron
10 W
Cpar2
1pF
Ron
15 W
Ron
15 W
Cpar2
1pF
50 W
4pF
Lpkg
6nH
25 W
Cbond
2pF
Resr
200 W
Csamp
3.2pF
Sampling
Capacitor
Sampling
Switch
Sampling
Switch
R-C-RFilter
ADS5525
SLWS191B – JULY 2006 – REVISED MAY 2007
ADS5525 is a low power 12-bit 170 MSPS pipeline ADC in a CMOS process. ADS5525 is based on switched
capacitor technology and runs off a single 3.3-V supply. The conversion process is initiated by a rising edge of
the external input clock. Once the signal is captured by the input sample and hold, the input sample is
sequentially converted by a series of lower resolution stages, with the outputs combined in a digital correction
logic block. At every clock edge, the sample propagates through the pipeline resulting in a data latency of 14
clock cycles. The output is available as 12-bit data, in DDR LVDS or CMOS and coded in either straight offset
binary or binary 2’s complement format.
The analog input consists of a switched-capacitor based differential sample and hold architecture, shown in
Figure 41.
This differential topology results in good ac-performance even for high input frequencies at high sampling rates.
The INP and INM pins have to be externally biased around a common-mode voltage of 1.5 V, available on VCM
pin 13. For a full-scale differential input, each input pin (INP, INM) has to swing symmetrically between VCM +
0.5 V and VCM – 0.5 V, resulting in a 2-VPP differential input swing. The maximum swing is determined by the
internal reference voltages REFP (2.5 V nominal) and REFM (0.5 V, nominal).
Figure 41. Input Stage
The input sampling circuit has a 3-dB bandwidth that extends up to 500 MHz, see Figure 42 (measured from the
input pins to the voltage across the sampling capacitors).
32
Submit Documentation Feedback



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com