| Electronic Components Datasheet Search |
|
DAC60004IDMDR Datasheet(PDF) 16 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
DAC60004IDMDR Datasheet(HTML) 16 Page - Texas Instruments |
|
16 / 44 page ![]() LDAC Trigger (5 V/div) Large Signal VOUT (2 V/div) Small Signal VOUT (160 µV/div = 2 LSB) Time (2 µsec/div) Settling Band (±1 LSB) LDAC Trigger (5 V/div) Large Signal VOUT (2 V/div) Small Signal VOUT (160 µV/div = 2 LSB) Time (2 µsec/div) Settling Band (±1 LSB) Time (0.5 sec/div) m 0 1E-6 2E-6 3E-6 4E-6 5E-6 -0.020 -35 -0.015 -30 -0.010 -25 -0.005 -20 0.000 -15 0.005 -10 0.010 -5 0.015 0 0.020 5 D001 VOUT (5 mV/div) LDAC Trigger (5 V/div) LDAC Feedthrough Glitch Impulse (1nV-sec) Time (0.5 sec/div) m 0 1E-6 2E-6 3E-6 4E-6 5E-6 -0.020 -35 -0.015 -30 -0.010 -25 -0.005 -20 0.000 -15 0.005 -10 0.010 -5 0.015 0 0.020 5 D001 VOUT (5 mV/div) LDAC Trigger (5 V/div) LDAC Feedthrough Glitch Impulse (1nV-sec) Power Supply Voltage (V) 2.7 3.1 3.5 3.9 4.3 4.7 5.1 5.5 2.49920 2.49925 2.49930 2.49935 2.49940 2.49945 2.49950 2.49955 2.49960 D001 Ch-A Ch-B Ch-C Ch-D Digital Input Pins Logic Level (V) 2.3 2.7 3.1 3.5 3.9 4.3 4.7 5.1 5.5 0 1 2 3 4 5 6 7 D001 16 DAC80004, DAC70004, DAC60004 SLASED6D – APRIL 2016 – REVISED DECEMBER 2017 www.ti.com Product Folder Links: DAC80004 DAC70004 DAC60004 Submit Documentation Feedback Copyright © 2016–2017, Texas Instruments Incorporated Typical Characteristics (continued) At TA = 25°C, VDD = 5.5 V, REFIN = 5.45 V, DAC output load = 5 kΩ||200 pF, unless otherwise noted. REFIN = 2.5 V, All channels active with full-scale code, DAC unloaded Figure 39. DAC Output Voltage vs Power Supply Voltage DAC unloaded, All channels to mid-scale Figure 40. Power Supply Current vs Digital Input Pins Logic Level DAC code transition from 8000h to 7FFFh Figure 41. Glitch Impulse, Falling Edge, 1LSB Step DAC code transition from 7FFFh to 8000h Figure 42. Glitch Impulse, Rising Edge, 1LSB Step From code 512d to 65024d, Typical channel shown Figure 43. Full-Scale Settling Time, Rising Edge From code 65024d to 512d, Typical channel shown Figure 44. Full-Scale Settling Time, Falling Edge |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |