| Electronic Components Datasheet Search |
|
DAC60004IDMDR Datasheet(PDF) 20 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
DAC60004IDMDR Datasheet(HTML) 20 Page - Texas Instruments |
|
20 / 44 page ![]() 1 2 32 SCLK SYNC SDIN 32 DB31 DB0 DB31 DB0 Invalid/Interrupted Write Sequence Output/Mode Does Not Update on 32 nd SCLK Falling Edge Valid Write Sequence Output/Mode Update on 32 nd SCLK Falling Edge Power-On Reset Undefined No Power-On Reset 0.0 V 0.7 V 2.4 V 5.5 V 2.7 V VDD (V) Specified Supply Voltage Range 20 DAC80004, DAC70004, DAC60004 SLASED6D – APRIL 2016 – REVISED DECEMBER 2017 www.ti.com Product Folder Links: DAC80004 DAC70004 DAC60004 Submit Documentation Feedback Copyright © 2016–2017, Texas Instruments Incorporated Figure 52. Relevant Voltage Levels for IPOR Circuit 8.4 Device Functional Modes 8.4.1 Serial Interface The DACx0004 devices have a 4-wire serial interface: SYNC, SCLK, SDIN, and SDO (see Pin Configuration and Functions). The serial interface (3-wire and 4-wire) is compatible with SPI, QSPI, and Microwire interface standards, as well as most DSPs and it operates up to 50 MHz. See the Write Mode Stand-Alone Timing and Write Mode Daisy-Chain Timing diagrams (see Figure 1 and Figure 2) for examples of typical write and read sequences. The input shift register is 32 bits wide. 8.4.1.1 Stand-Alone Mode The serial clock SCLK can be a continuous or a gated clock. The first falling edge of SYNC starts the operation cycle. When SYNC is high, the SCLK and SDIN signals are blocked and the SDO pin (TSSOP-14 and VSON-14 packages) is in a Hi-Z state. The device internal registers are updated from the shift register on the 32nd falling edge of SCLK. 8.4.1.1.1 SYNC Interrupt – Stand-Alone Mode For stand-alone operation, the SYNC line stays low for at least 32 falling edges of SCLK and the addressed DAC register updates on the 32nd SCLK falling edge. However, if SYNC is brought high before the 32nd SCLK falling edge, it acts as an interrupt to the write sequence; the shift register resets and the write sequence is discarded. Neither an update of the data buffer contents, DAC register contents, nor a change in the operating mode occurs (as shown in Figure 53). Figure 53. SYNC Interrupt – Stand Alone Operation |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |