AD3530 datasheet(10/49 Pages) AD

10 / 49 page

Data Sheet

AD3530/AD3530R

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

analog.com

Rev. A | 10 of 49

Figure 5. LFCSP Pin Configuration

Figure 6. WLCSP Pin Configuration

Table 8. Pin Function Descriptions

Pin No.

Mnemonic

Type

Description

LFCSP

WLCSP

MUX_OUT

Analog Multiplexer. The MUX_OUT pin is used to monitor the internal die temperature, output voltages and output current

of a selected channel.

2, 6

B1, B2,

VDD

Power Supply Input. The AD3530/AD3530R operate from 2.7V to 5.5V. Decouple the VDD supply with a 10µF capacitor in

parallel with a 0.1µF capacitor to GND.

IOVDD

Digital Power Supply. The voltage on the IOVDD pin is specified in Table 2.

B3, C1,

C2, D3,

GND

Ground Reference Point for All Circuitry on the Device.

VREF

AI/O

Reference Output Voltage. When using the internal reference, this is the reference output pin. The VREF is the reference

input by default.

VOUT7

Analog Output Voltage from DAC 7. The output amplifier has rail-to-rail operation.

VOUT6

Analog Output Voltage from DAC 6. The output amplifier has rail-to-rail operation.

VOUT5

Analog Output Voltage from DAC 5. The output amplifier has rail-to-rail operation.

VOUT4

Analog Output Voltage from DAC 4. The output amplifier has rail-to-rail operation.

SDI

Serial Data Input (Logic Input). Provides data to be written to the device and is clocked into the register on the rising edge

of SCLK.

CSB

Active-Low Control Input. This is the frame synchronization signal for the input data.

RESETB

Asynchronous Reset Pin. Active-low logic input and falling edge sensitive. See the Hardware Reset section for additional

information.

SDO

Serial Data Output (Logic Output). A readback operation provides data on this output pin as a serial data stream. Data is

clocked out on the falling edge of SCLK and is valid on the rising edge of SCLK.

SCLK

Serial Clock Input. Data transfers at rates of up to 50MHz for write and read operations.

LDACB

Asynchronous Load DAC Pin. Active-low logic input, falling edge sensitive. See the Hardware LDAC section for additional

information.

VOUT0

Analog Output Voltage from DAC 0. The output amplifier has rail-to-rail operation.

AD3530 Datasheet(PDF) 10 Page - Analog Devices

AD3530 Datasheet(HTML) 10 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49

Datasheet Download

Link URL