TMP411CD datasheet(28/61 Pages) TI2

28 / 61 page

Measured

Temperature

THERM Limit and ALERT High Limit

ALERT Low Limit and THERM Limit Hysteresis

THERM

ALERT

SMBus ALERT

Read

Time

Read

Figure 7-8. SMBus Alert Timing Diagram

7.5.4 Serial Bus Address

To communicate with the TMP411/TMP411D, the controller must first address target devices through a target

address byte. The target address byte consists of seven address bits and a direction bit that indicates whether

the operation is read or write. The address of the TMP411A/TMP411DA is 4Ch (1001100b). The address of the

TMP411B/TMP411DB is 4Dh (1001101b). The address of the TMP411E/TMP411DE is 4Ch (1001100b).

Table 7-5. TMP411/TMP411D Device Address Options

DEVICE NAME

PART NUMBER

I2C BINARY ADDRESS

I2C HEX ADDRESS

OFFSET REGISTERS

TMP411

(DGK and D packages)

TMP411ADGKR

TMP411ADR

100 1100b

4Ch

TMP411BDGKR

TMP411BDR

100 1101b

4Dh

TMP411CDGKR

TMP411CDR

100 1110b

4Eh

TMP411EDGKR

100 1100b

4Ch

Yes

TMP411D

(DDF package)

TMP411DADDFR

100 1100b

4Ch

TMP411DBDDFR

100 1101b

4Dh

TMP411DCDDFR

100 1110b

4Eh

TMP411DEDDFR

100 1100b

4Ch

Yes

7.5.5 Read and Write Operations

To access a particular register on the TMP411/TMP411D, the appropriate value must be written to the Pointer

target address byte. Every write operation to the TMP411/TMP411D requires a value for the Pointer Register, as

shown in Figure 7-4.

When reading from the TMP411/TMP411D, the last value stored in the Pointer Register by a write operation

determines which register is read by a read operation. A new value must be written to the Pointer Register to

change the register pointer for a read operation. This transaction is accomplished by issuing a target address

byte with the read and write bit low, followed by the Pointer Register byte. No additional data is required. The

controller then generates a START condition and sends the target address byte with the read and write bit

high to initiate the read command. See Figure 7-5 for details of this sequence. Continually sending the Pointer

TMP411D device retains the Pointer Register value until the next write operation changes the value. Note that

the MSB sends the register bytes first, followed by the LSB.

TMP411, TMP411D

SBOS383E – DECEMBER 2006 – REVISED JULY 2025

www.ti.com

Submit Document Feedback

Product Folder Links: TMP411 TMP411D

TMP411CD Datasheet(PDF) 28 Page - Texas Instruments

TMP411CD Datasheet(HTML) 28 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61

Datasheet Download

Link URL