Electronic Components Datasheet Search
  English  ▼

X  

DM505LRBABF Datasheet(PDF) 239 Page - Texas Instruments

Part # DM505LRBABF
Description  DM505 SoC for Vision Analytics 15mm Package (ABF) Silicon Revision 2.0
PDF  295 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI2 [Texas Instruments]
Direct Link  https://www.ti.com
Logo TI2 - Texas Instruments

DM505LRBABF Datasheet(HTML) 239 Page - Texas Instruments

Back Button DM505LRBABF Datasheet HTML 235Page - Texas Instruments DM505LRBABF Datasheet HTML 236Page - Texas Instruments DM505LRBABF Datasheet HTML 237Page - Texas Instruments DM505LRBABF Datasheet HTML 238Page - Texas Instruments DM505LRBABF Datasheet HTML 239Page - Texas Instruments DM505LRBABF Datasheet HTML 240Page - Texas Instruments DM505LRBABF Datasheet HTML 241Page - Texas Instruments DM505LRBABF Datasheet HTML 242Page - Texas Instruments DM505LRBABF Datasheet HTML 243Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 239 / 295 page
background image
32-Bit LPDDR2
Device
0.1 µF
32-Bit LPDDR2
Interface
ddr1_d[31:0]
ddr1_dqm[3:0]
ddr1_dqs[3:0]
ddr1_dqsn[3:0]
ZQ0/1
Vref(CA)
Vref(DQ)
ZQ
ddr1_ecc_d[7:0]
ddr1_dqm_ecc
ddr1_dqs_ecc
ddr1_dqsn_ecc
1 K
vdds_ddr
0.1 µF
0.1 µF
1 K
DDR_VREF
SPRS917_LPDDR2_02
RDAT
RDAT
RDAT
RDAT
ddr1_ck
ddr1_nck
ddr1_cke0
ddr1_csn0
RCA
RCA
RCA
RCA
ddr1_rasn (ddr1_ca0)
(1)
ddr1_casn (
(1)
ddr1_ca1)
ddr1_wen (ddr1_ca2)
(1)
ddr1_a13 (ddr1_ca3)
(1)
ddr1_a10 (ddr1_ca4)
(1)
ddr1_a1 (ddr1_ca5)
(1)
ddr1_a2 (ddr1_ca6)
(1)
ddr1_ba0 (ddr1_ca7)
(1)
ddr1_ba1 (ddr1_ca8)
(1)
ddr1_ba2 (ddr1_ca9)
(1)
RCA
RCA
RCA
RCA
RCA
RCA
RCA
RCA
RCA
RCA
DQ[31:0]
DM[3:0]
DQS_t[3:0]
CK_t
CK_c
CKE
CS_n
CA[0]
CA[1]
CA[2]
CA[3]
CA[4]
CA[5]
CA[6]
CA[7]
CA[8]
CA[9]
DQS_c[3:0]
1 K
vdds_ddr
1 K
vdds_ddr
8
239
DM505
www.ti.com
SPRS976E – NOVEMBER 2016 – REVISED MAY 2018
Submit Documentation Feedback
Applications, Implementation, and Layout
Copyright © 2016–2018, Texas Instruments Incorporated
7.7.3
LPDDR2 Interface
7.7.3.1
LPDDR2 Interface Schematic
Figure 7-24 shows the schematic connections for 32-bit interface with or without ECC using one x32
LPDDR2 device.
Figure 7-24. 32-Bit Interface with and without ECC using one x32 LPDDR2 device(1)(3)(4)
(1) When LPDDR2 memory are used, these signal function as ddr1_ca[9:0]. For more information, see Table 4-9, EMIF1 Signal
Descriptions
(2) Rca is 10
Ω resistor and is to be placed near DM50x device.
(3) The RDAT is 22 Ω resistor and is to be placed near DM50x device
(4) If ECC is required, pins available behind data lane 3 (data would then only use 16bit (lanes 1 and 2))
When not using a part of LPDDR2 interface (using x16 or not using the LPDDR2 interface):
•
Connect the vdds_ddr supply to 1.8 V
•
Tie off ddr1_dqsx (x=0,1,2,3) that are unused to vss via 1 k
Ω
•
Tie off ddr1_dqsnx (x=0,1,2,3) that are unused to vdds_ddr via 1 k
Ω
•
All other unused pins can be left as NC.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com