Electronic Components Datasheet Search
  English  ▼

X  

XM33C321ASPZR Datasheet(PDF) 52 Page - Texas Instruments

Part # XM33C321ASPZR
Description  MSPM33C321x Mixed-Signal Microcontrollers
PDF  113 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI2 [Texas Instruments]
Direct Link  https://www.ti.com
Logo TI2 - Texas Instruments

XM33C321ASPZR Datasheet(HTML) 52 Page - Texas Instruments

Back Button XM33C321ASPZR Datasheet HTML 48Page - Texas Instruments XM33C321ASPZR Datasheet HTML 49Page - Texas Instruments XM33C321ASPZR Datasheet HTML 50Page - Texas Instruments XM33C321ASPZR Datasheet HTML 51Page - Texas Instruments XM33C321ASPZR Datasheet HTML 52Page - Texas Instruments XM33C321ASPZR Datasheet HTML 53Page - Texas Instruments XM33C321ASPZR Datasheet HTML 54Page - Texas Instruments XM33C321ASPZR Datasheet HTML 55Page - Texas Instruments XM33C321ASPZR Datasheet HTML 56Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 52 / 113 page
background image
over operating free-air temperature range (unless otherwise noted)
PARAMETERS
TEST CONDITIONS
MIN
TYP
MAX
UNIT
tCS.LAG
CS lag time, Last clock to CS
inactive
1 SPI
Clock
ns
tCS.ACC
CS access time, CS active to PICO
data out
1/2 SPI
Clock
ns
tCS.DIS
CS disable time, CS inactive to
PICO high inpedance
1 SPI
Clock
ns
tSU.CI
POCI input data setup time (1)
Delayed sampling enabled
1
ns
tHD.CI
POCI input data hold time
VDD ≥ 2.7V, delayed sampling enabled
20
ns
VDD ≥ 1.71V, delayed sampling enabled
25
ns
tSU.CI
POCI input data setup time (1)
VDD ≥ 2.7V, no delayed sampling
18
ns
VDD ≥ 1.71V, no delayed sampling
24
ns
tHD.CI
POCI input data hold time
no delayed sampling enabled
0
ns
tVALID.CO
PICO output data valid time (2)
10
ns
tHD.CO
PICO output data hold time (3)
6
ns
Peripheral
tCS.LEAD
CS lead-time, CS active to clock
VDD ≥ 2.7V
19
ns
VDD ≥ 1.71V
22
ns
tCS.LAG
CS lag time, Last clock to CS
inactive
1
ns
tCS.ACC
CS access time, CS active to POCI
data out
VDD ≥ 2.7V
25
ns
VDD ≥ 1.71V
31
ns
tCS.DIS
CS disable time, CS inactive to
POCI high impedance
VDD ≥ 2.7V
39
ns
VDD ≥ 1.71V
41.5
ns
tSU.PI
PICO input data setup time
7
ns
tHD.PI
PICO input data hold time
0
ns
tVALID.PO
POCI output data valid time(2)
VDD ≥ 2.7V
19
ns
VDD ≥ 1.71V
24
ns
tHD.PO
POCI output data hold time(3)
5
ns
(1)
The POCI input data setup time can be fully compensated when delayed sampling feature is enabled.
(2)
Specifies the time to drive the next valid data to the output after the output changing SCLK clock edge
(3)
Specifies how long data on the output is valid after the output changing SCLK clock edge
MSPM33C321A, MSPM33C3219
SLASFB6 – DECEMBER 2025
www.ti.com
52
Submit Document Feedback
Copyright © 2025 Texas Instruments Incorporated
Product Folder Links: MSPM33C321A MSPM33C3219



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com