Electronic Components Datasheet Search
  English  ▼

X  

IMXRT1160AXEC Datasheet(PDF) 75 Page - NXP Semiconductors

Part # IMXRT1160AXEC
Description  i.MX RT1160 Crossover Processors Data Sheet for Extended Industrial Products
PDF  130 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

IMXRT1160AXEC Datasheet(HTML) 75 Page - NXP Semiconductors

Back Button IMXRT1160AXEC Datasheet HTML 71Page - NXP Semiconductors IMXRT1160AXEC Datasheet HTML 72Page - NXP Semiconductors IMXRT1160AXEC Datasheet HTML 73Page - NXP Semiconductors IMXRT1160AXEC Datasheet HTML 74Page - NXP Semiconductors IMXRT1160AXEC Datasheet HTML 75Page - NXP Semiconductors IMXRT1160AXEC Datasheet HTML 76Page - NXP Semiconductors IMXRT1160AXEC Datasheet HTML 77Page - NXP Semiconductors IMXRT1160AXEC Datasheet HTML 78Page - NXP Semiconductors IMXRT1160AXEC Datasheet HTML 79Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 75 / 130 page
background image
Electrical characteristics
i.MX RT1160 Crossover Processors Data Sheet for Extended Industrial Products, Rev. 4, 06/2025
NXP Semiconductors
75
4.6.2.2
Ungated clock mode timing
Figure 31 shows the ungated clock mode timings of CSI, and Table 71 describes the timing parameters
(P1–P6) that are shown in the figure. In ungated mode the CSI_VSYNC and CSI_PIXCLK signals are
used, and the CSI_HSYNC signal is ignored.
Figure 31. CSI ungated clock mode—sensor data at falling edge, latch data at rising edge
The CSI enables the chip to connect directly to external CMOS image sensors, which are classified as
dumb or smart as follows:
• Dumb sensors only support traditional sensor timing (vertical sync (VSYNC) and horizontal sync
(HSYNC)) and output-only Bayer and statistics data.
• Smart sensors support CCIR656 video decoder formats and perform additional processing of the
image (for example, image compression, image pre-filtering, and various data output formats).
P4
CSI DATA hold time
tDh
0
—
ns
P5
CSI pixel clock high time
tCLKh
3.75
—
ns
P6
CSI pixel clock low time
tCLKl
3.75
—
ns
P7
CSI pixel clock frequency
fCLK
—
80
MHz
Table 71. CSI ungated clock mode timing parameters
ID
Parameter
Symbol
Min.
Max.
Units
P1
CSI_VSYNC to pixel clock time
tVSYNC
33.5
—
ns
P2
CSI DATA setup time
tDsu
2.6
—
ns
P3
CSI DATA hold time
tDh
0
—
ns
P4
CSI pixel clock high time
tCLKh
3.75
—
ns
P5
CSI pixel clock low time
tCLKl
3.75
—
ns
P6
CSI pixel clock frequency
fCLK
—
80
MHz
Table 70. CSI gated clock mode timing parameters (continued)
ID
Parameter
Symbol
Min.
Max.
Units
CSI_PIXCLK
CSI_VSYNC
CSI_DATA[23:00]
P4
P1
P2
P3
P5
P6



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com