IMXRT1160AXEC datasheet(98/130 Pages) NXP

98 / 130 page

i.MX RT1160 Crossover Processors Data Sheet for Extended Industrial Products, Rev. 4, 06/2025

NXP Semiconductors

Electrical characteristics

Figure 47 shows MII transmit signal timings. Table 92 describes the timing parameters (M5–M8) shown

in the figure.

Figure 47. MII transmit signal timing diagram

1 ENET_TX_EN, ENET_TX_CLK, and ENET0_TXD0 have the same timing in 10-Mbps 7-wire interface mode.

4.9.4.1.3

MII asynchronous inputs signal timing (ENET_CRS and ENET_COL)

Figure 48 shows MII asynchronous input timings. Table 93 describes the timing parameter (M9) shown in

the figure.

Figure 48. MII asynchronous inputs timing diagram

1 ENET_COL has the same timing in 10-Mbit 7-wire interface mode.

Table 92. MII transmit signal timing

Characteristic1

Min.

Max.

Unit

ENET_TX_CLK to ENET_TX_DATA3,2,1,0, ENET_TX_EN,

ENET_TX_ER invalid

—

ENET_TX_CLK to ENET_TX_DATA3,2,1,0, ENET_TX_EN,

ENET_TX_ER valid

—

ENET_TX_CLK pulse width high

35%

65%

ENET_TX_CLK period

ENET_TX_CLK pulse width low

35%

65%

ENET_TX_CLK period

Table 93. MII asynchronous inputs signal timing

Characteristic

Min.

Max.

Unit

M91

ENET_CRS to ENET_COL minimum pulse width

1.5

—

ENET_TX_CLK period

ENET_TX_CLK (input)

ENET_TX_DATA3,2,1,0

ENET_TX_ER

ENET_TX_EN

(outputs)

ENET_CRS, ENET_COL

IMXRT1160AXEC Datasheet(PDF) 98 Page - NXP Semiconductors

IMXRT1160AXEC Datasheet(HTML) 98 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL