AD4083 datasheet(30/94 Pages) AD

30 / 94 page

Data Sheet

AD4083

APPLICATIONS INFORMATION

analog.com

Rev. 0 | 30 of 94

are not available for alignment, the ADC Result Latency and LVDS

Interface Alignment section describes how the INTF_CHK_EN bit

(Address 0x15, Bit 4) can be enabled to help align the host control-

ler to data and to mitigate against any system propagation delays.

Figure 47. Single Lane, LVDS Data Interface Clocking Example

Figure 48. Dual Lane, LVDS Data Interface Clocking Example

In cases where the SPI data interface (see the SPI Data Interface

section) is used to access conversion results from the result FIFO

(see the Result FIFO section) again, it is important that the CNV

source jitter is carefully considered to achieve the required perform-

ance. In the case shown in the SPI data interface clocking exam-

ple (see Figure 49), an oscillator directly provides the conversion

clock, and the data is asynchronously clocked from the FIFO by

a microcontroller unit (MCU). Optionally, as shown in Figure 49,

the general-purpose input and output pins can be configured to

control the result FIFO operation (see the GPIO Pins section and

the Result FIFO section).

Figure 49. SPI Data Interface Clocking Example

POWER SOLUTION

With such low noise and up to a 40MHz sampling rate, it is

important that careful consideration is taken for the power solution

of applications to ensure that the low noise supplies provided to the

AD4083 do not become a source of performance or accuracy deg-

radation. To aid ease of use and to help reduce external required

components, two internal LDO regulators are integrated within the

AD4083. Further details on these regulators can be found in the

Internally Regulated Supply Configuration section. Also, note that

the internal supply decoupling capacitors are included for all supply

rails, whether generated internally or externally, reducing external

component count, simplifying use, and offering huge benefits to

PCB layout, routing, and design density.

For externally generated supply rails, excellent choice LDO regula-

tors are the LT3045 or ADP150, which both offer ultra-low noise

and excellent power supply rejection. For high efficiency, step-down

switching regulators, the LT8604C is a good choice; however, great

care must be taken in the design of the switching regulator circuity

because switching frequencies are likely to be within the application

signal bandwidth, and although the AD4083 has high AC power

supply rejection on its supplies, appropriate consideration must be

given to the supply rails.

AD4083 Datasheet(PDF) 30 Page - Analog Devices

AD4083 Datasheet(HTML) 30 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94

Datasheet Download

Link URL